

Supply Voltage Supervisor with Watchdog and Manual Reset

1 FEATURES

- Qualified for Automotive Applications
- AEC-Q100 Qualified with the Grade 1
- Operating Voltage Range: 1.2V to 5.5V
- Low Power Consumption: 40 μ A (Max)
- Precision Supply-Voltage Monitor:
2.63V, 2.93V, 3.08V, 4.00V, 4.65V
- Guaranteed $\overline{\text{RESET}}$ Valid at $V_{CC}=1.2V$
- 200ms Reset Pulse Width
- Independent Watchdog Timer (1.6sec TYP) Timeout
- Voltage Monitor for Power-Fail or Low-Battery Warning
- Operating Temperature Range:
-40°C to 125°C
- Available in Green Package: SOP8

2 APPLICATIONS

- Computers
- SOC、DSP or Micro Controllers
- Embedded Systems
- Industrial Equipment
- Intelligent Instruments
- Critical μ P Power Monitoring
- Wireless Communications Systems

3 DESCRIPTIONS

The RS706-Q1 microprocessor (μ P) supervisory circuits reduce the complexity and number of components required to monitor power-supply and battery function in μ P systems. This device significantly improves system reliability and accuracy compared to separate ICs or discrete components.

The RS706-Q1 provide four functions:

- 1) A reset output during power-up, power-down, and brownout conditions. The reset output remains operational with V_{CC} as low as 1.2V.
- 2) An independent watchdog output that goes low if the watchdog input has not been toggled within 1.6 seconds (TYP).
- 3) A 1.2V threshold detector for power-fail warning, low-battery detection, or for monitoring a power supply.
- 4) An active-low manual-reset input.

The RS706-Q1 is available in Green SOP8 package. It operates over an ambient temperature range of -40°C to 125°C.

Device Information ⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS706-Q1	SOP8	4.90mm x 3.90mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

4 TYPICAL APPLICATION




Table of Contents

1 FEATURES	1
2 APPLICATIONS	1
3 DESCRIPTION	1
4 TYPICAL APPLICATION	1
5 REVISION HISTORY	3
6 PACKAGE/ORDERING INFORMATION ⁽¹⁾	4
7 PIN CONFIGURATIONS	5
8 SPECIFICATIONS	6
8.1 Absolute Maximum Ratings	6
8.2 ESD Ratings	6
8.3 ELECTRICAL CHARACTERISTICS	7
8.4 Typical Operating Characteristics	8
9 FUNCTION BLOCK DIAGRAM	10
10 DETAILED DESCRIPTION	13
10.1 Reset Output	13
10.2 Watchdog Timer	13
10.3 Manual Reset	13
10.4 Power-Fail Comparator	13
11 APPLICATIONS INFORMATION	14
11.1 Ensuring a Valid RESET Output Down to $V_{CC}=0V$	14
11.2 Monitoring Voltages Other Than the Unregulated DC Input	14
11.3 Interfacing to μ Ps with Bidirectional Reset Pins	14
12 PACKAGE OUTLINE DIMENSIONS	16
13 TAPE AND REEL INFORMATION	17

5 REVISION HISTORY

Note: Page numbers for previous revisions may differ from page numbers in the current version.


Version	Change Date	Change Item
A.0	2024/05/21	Preliminary version completed
A.1	2025/08/20	Initial version completed

6 PACKAGE/ORDERING INFORMATION ⁽¹⁾

PRODUCT	ORDERING NUMBER	TEMPERATURE RANGE	PACKAGE LEAD	Lead finish/Ball material ⁽²⁾	MSL Peak Temp ⁽³⁾	PACKAGE MARKING ^(4/5)	PACKAGE OPTION
RS706-Q1	RS706-2.63XK-Q1	-40°C ~125°C	SOP8	SN	MSL1-260°-Unlimited	RS706B	Tape and Reel, 4000
	RS706-2.93XK-Q1	-40°C ~125°C	SOP8	SN	MSL1-260°-Unlimited	RS706C	Tape and Reel, 4000
	RS706-3.08XK-Q1	-40°C ~125°C	SOP8	SN	MSL1-260°-Unlimited	RS706D	Tape and Reel, 4000
	RS706-4.00XK-Q1	-40°C ~125°C	SOP8	SN	MSL1-260°-Unlimited	RS706E	Tape and Reel, 4000
	RS706-4.65XK-Q1	-40°C ~125°C	SOP8	SN	MSL1-260°-Unlimited	RS706G	Tape and Reel, 4000

- (1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.
- (2) Lead finish/Ball material. Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (3) Runic classify the MSL level with using the common preconditioning setting in our assembly factory conforming to the JEDEC industrial standard J-STD-20F, Please align with Runic if your end application is quite critical to the preconditioning setting or if you have special requirement.
- (4) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.
- (5) B, C, D, E, G represents different Reset Thresholds.

7 PIN CONFIGURATIONS



PIN DESCRIPTION

PIN	NAME	FUNCTION
SOP8		
1	$\overline{\text{MR}}$	Manual-Reset Input triggers a reset pulse when pulled below $0.1 \cdot V_{CC}$. This active-low input has an internal pull-up resistance. It can be shorted to ground with a switch.
2	V_{CC}	Power Supply Voltage that is monitored.
3	GND	Ground, reference for all signals.
4	PFI	Power-Fail Input Monitor Input. When PFI is less than 1.2V, $\overline{\text{PFO}}$ goes low. Connect PFI to GND or V_{CC} if not used.
5	$\overline{\text{PFO}}$	Power-Fail Output goes low and sinks current when PFI is less than 1.2V; Otherwise $\overline{\text{PFO}}$ stays high.
6	WDI	Watchdog Input. If WDI remains high or low 1.6sec, the internal watchdog timer runs out and WDO goes low. Floating WDI or connecting WDI to a high-impedance three-state buffer disables the watchdog feature. The internal watchdog timer clears whenever reset is asserted, WDI is three-stated, or WDI sees a rising or falling edge.
7	$\overline{\text{RESET}}$	Active-Low Reset Output pulses low for 200ms when triggered, and stays low whenever V_{CC} is below the reset threshold. It remains low for 200ms after V_{CC} rises above the reset threshold or $\overline{\text{MR}}$ goes from low to high. A watchdog timeout will not trigger $\overline{\text{RESET}}$ unless $\overline{\text{WDO}}$ is connected to $\overline{\text{MR}}$.
8	$\overline{\text{WDO}}$	Watchdog Output pulls low when the internal watchdog timer finishes, its 1.6sec count and does not go high again until the watchdog is cleared. $\overline{\text{WDO}}$ also goes low during low-line conditions. Whenever V_{CC} is below the reset threshold, $\overline{\text{WDO}}$ stays low; $\overline{\text{WDO}}$ does not have a minimum pulse width. As soon as V_{CC} rises above the reset threshold, $\overline{\text{WDO}}$ goes high with no delay.

8 SPECIFICATIONS

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾⁽²⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage range	-0.5	6.0	V
V _I	Input voltage range ⁽²⁾	-0.5	6.0	V
V _O	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾	-0.5	6.0	V
V _O	Voltage range applied to any output in the high or low state ⁽²⁾⁽³⁾	-0.5	V _{CC} +0.5	V
I _{IK}	Input clamp current	V _I <0	-20	mA
I _{OK}	Output clamp current	V _O <0	-20	mA
I _O	Continuous output current		±20	mA
	Continuous current through V _{CC} or GND		±20	mA
θ _{JA}	Package thermal impedance ⁽⁴⁾	SOP8	110	°C/W
T _J	Junction temperature ⁽⁵⁾	-65	150	°C
T _{stg}	Storage temperature	-65	150	°C
T _A	Operating temperature	-40	125	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CC} is provided in the Recommended Operating Conditions table.

(4) The package thermal impedance is calculated in accordance with JEDEC-51.

(5) The maximum power dissipation is a function of T_{J(MAX)}, R_{θJA}, and T_A. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} - T_A) / R_{θJA}. All numbers apply for packages soldered directly onto a PCB.

8.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-Body Model (HBM), per AEC Q100-002 ⁽¹⁾	±4000	V
	Charged-Device Model (CDM), per AEC Q100-011	±1500	
	Latch-Up (LU), per AEC Q100-004	±200	mA

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.3 ELECTRICAL CHARACTERISTICS

($V_{CC} = 2.74V$ to $5.5V$ for RS706-2.63-Q1; $V_{CC} = 3.05V$ to $5.5V$ for RS706-2.93-Q1; $V_{CC} = 3.21V$ to $5.5V$ for RS706-3.08-Q1; $V_{CC} = 4.17V$ to $5.5V$ for RS706-4.00-Q1; $V_{CC} = 4.84V$ to $5.5V$ for RS706-4.65-Q1; $T_A = -40^{\circ}C$ to $125^{\circ}C$, unless otherwise noted, typical at $25^{\circ}C$.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
Operating Voltage Range	V_{CC}		1.2		5.5	V
Supply Current	I_{SUPPLY}	$V_{CC}=5.5V$		20	40	μA
Reset Threshold	V_{RT}	RS706-2.63-Q1	2.50	2.63	2.74	V
		RS706-2.93-Q1	2.80	2.93	3.05	
		RS706-3.08-Q1	2.94	3.08	3.21	
		RS706-4.00-Q1	3.82	4.00	4.17	
		RS706-4.65-Q1	4.44	4.65	4.84	
Reset Threshold Hysteresis ⁽¹⁾		RS706-2.63-Q1		12		mV
		RS706-2.93-Q1		14		
		RS706-3.08-Q1		15		
		RS706-4.00-Q1		20		
		RS706-4.65-Q1		23		
Reset Pulse Width	t_{RS}	$V_{CC}=5.0V$	100	200	400	ms
Reset Threshold Temperature Coefficient ⁽¹⁾				30		ppm/ $^{\circ}C$
V_{CC} to $\overline{RESET}$ Delay ⁽¹⁾	t_{RD}	$V_{CC}=3.3V$, RS706-2.93-Q1		33		μs
Watchdog Timeout Period	t_{WD}	$V_{CC}=5.0V$	1.0	1.6	3.7	s
WDI Pulse Width ⁽¹⁾	t_{WP}	$V_{IL}=0.4V$, $V_{IH}=V_{CC}$	50			ns
$\overline{RESET}$ Output Voltage	High	$V_{CC}=V_{RT(MAX)}$, $I_{SOURCE}=500\mu A$	$0.7 \times V_{CC}$			V
	Low	$V_{CC}=V_{RT(MIN)}$, $I_{SINK}=1.2mA$			0.4	
WDI Input Threshold	High	$V_{CC}=5.0V$	4.0			V
	Low	$V_{CC}=5.0V$			0.8	
	High ⁽¹⁾	$V_{RST(MAX)} < V_{CC} < 3.6V$	$0.85 \times V_{CC}$			
	Low ⁽¹⁾	$V_{RST(MAX)} < V_{CC} < 3.6V$			$0.1 \times V_{CC}$	
WDI Input Current		WDI = 5.0V, $V_{CC} = 5.0V$		0.1	20	μA
		WDI = 0V, $V_{CC} = 5.0V$	-20	-0.1		
$\overline{WDO}$ Output Voltage	High	$V_{CC}=5.0V$, $I_{SOURCE} = 800\mu A$	$0.7 \times V_{CC}$			V
	Low	$V_{CC}=5.0V$, $I_{SINK} = 1.2mA$			0.4	
$\overline{MR}$ Pull-Up Resistor			20	52	130	k Ω
$\overline{MR}$ Pulse Width ⁽¹⁾	t_{MR}		150			ns
$\overline{MR}$ Input Threshold	High	$V_{CC}=5.0V$	4.0			V
	Low	$V_{CC}=5.0V$			0.5	
	High ⁽¹⁾	$V_{RST(MAX)} < V_{CC} < 3.6V$	$0.8 \times V_{CC}$			
	Low ⁽¹⁾	$V_{RST(MAX)} < V_{CC} < 3.6V$			$0.1 \times V_{CC}$	
$\overline{MR}$ to Reset Out Delay ⁽¹⁾	t_{MD}			23	200	ns
PFI Input Threshold		$V_{CC} = 5.0V$	1.1	1.2	1.3	V
PFI Input Current		$V_{CC} = 5.0V$	-40	0.01	40	nA
$\overline{PFO}$ Output Voltage	High	$V_{CC} = 5.0V$, $I_{SOURCE} = 800\mu A$	$0.7 \times V_{CC}$			V
	Low	$V_{CC} = 5.0V$, $I_{SINK} = 1.2mA$			0.4	

- (1) This parameter is ensured by design and/or characterization and is not tested in production.
- (2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.

8.4 Typical Operating Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.




Figure 1. Reset Pulse Width vs Temperature




Figure 2. Supply Voltage vs Supply Current




Figure 3. Input Voltage vs Input Current




Figure 4. Input Voltage vs Input Current




Figure 5. Transient Duration vs Reset Threshold Overdrive




Figure 6. Reset Delay vs Temperature

Typical Operating Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.




Figure 7. RESET Output Voltage vs Sink Current




Figure 8. RESET Output Voltage vs Source Current




Figure 9. Normalized Reset Threshold vs Temperature




Figure 10. RESET Output Voltage vs Supply Voltage




Figure 11. Power-Fail Comparator De-assertion Response Time




Figure 12. Power-Fail Comparator Assertion Response Time

Typical Operating Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.




Figure 13. Watchdog Timing




Figure 14. RESET and WDO Timing




Figure 15. RESET Timing





Figure 16. RESET Response Time

9 FUNCTION BLOCK DIAGRAM



2.63V for RS706-B
 * 2.93V for RS706-C
 3.08V for RS706-D
 4.00V for RS706-E
 4.65V for RS706-G

10 DETAILED DESCRIPTION

10.1 Reset Output

A microprocessor's (μ P's) reset input starts the μ P in a known state. Whenever the μ P is in an unknown state, it should be held in reset. The RS706-Q1 asserts reset during power-up and prevent code execution errors during power-down or brownout conditions.

On power-up, once V_{CC} reaches 1.2V, $\overline{RESET}$ is a guaranteed logic low of 0.4V or less. As V_{CC} rises, $\overline{RESET}$ stays low. When V_{CC} rises above the reset threshold, an internal timer releases $\overline{RESET}$ after about 200ms. $\overline{RESET}$ pulses low whenever V_{CC} dips below the reset threshold. If brownout occurs in the middle of a previously initiated reset pulse, the pulse continues for at least another 100ms. On power-down, once V_{CC} falls below the reset threshold, $\overline{RESET}$ stays low and is guaranteed to be 0.4V or less until V_{CC} drops below 1.2V.

10.2 Watchdog Timer

The RS706-Q1 watchdog circuit monitors the μ P's activity. If the μ P does not toggle the watchdog input (WDI) within 1.6 sec (Minimum is 1.0 sec) and WDI is not three states, $\overline{WDO}$ goes low. As long as $\overline{RESET}$ is asserted or the WDI input is three states, the watchdog timer stays cleared and will not count. As soon as reset is released and WDI is driven high or low, the timer starts counting. Pulses as short as 50ns can be detected.

Typically, $\overline{WDO}$ is not connected to the non-maskable interrupt input (NMI) of a μ P. When V_{CC} drops below the reset threshold, $\overline{WDO}$ goes low whether or not the watchdog timer has timed out yet. Normally this would trigger an NMI interrupt, but $\overline{RESET}$ goes low simultaneously, and thus overrides the NMI interrupt.

If WDI is left unconnected, $\overline{WDO}$ can be used as a low-line output. Since floating WDI disables the internal timer, $\overline{WDO}$ goes low only when V_{CC} falls below the reset threshold, thus functioning as a low-line output.

10.3 Manual Reset

The manual-reset input ($\overline{MR}$) allows reset to be triggered by a push-button switch. It can be driven by an external logic line. $\overline{MR}$ can be used to force a watchdog timeout to generate a reset pulse in the RS706-Q1. Simply connect $\overline{WDO}$ to $\overline{MR}$.

10.4 Power-Fail Comparator

The power-fail comparator can be used for various purposes because its output and non-inverting input are not internally connected. The inverting input is internally connected to a 1.2V reference.

To build an early-warning circuit for power failure, connect the PFI pin to a voltage divider. Choose the voltage divider ratio so that the voltage at PFI falls below 1.2V just before the 5V regulator drops out. Use $\overline{PFO}$ to interrupt the μ P so it can prepare for an orderly power-down.

11 APPLICATIONS INFORMATION

11.1 Ensuring a Valid RESET Output Down to $V_{CC}=0V$

When V_{CC} falls down below 1.2V, the RS706-Q1 $\overline{RESET}$ output no longer sinks current, it becomes an open circuit. High-impedance CMOS logic inputs can drift to undetermined voltages if left un-driven. If a pull-down resistor is added to the $\overline{RESET}$ pin, as shown in Figure 17, any stray charge or leakage currents will be drained to ground, holding $\overline{RESET}$ low. Resistor value ($R1$) is not critical. It should be about 100K Ω , large enough not to load $\overline{RESET}$ and small enough to pull $\overline{RESET}$ to ground.




Figure 17. RESET Valid to Ground Circuit

11.2 Monitoring Voltages Other Than the Unregulated DC Input

Monitor voltages other than the unregulated DC by connecting a voltage-divider to PFI and adjusting the ratio appropriately. If required, add hysteresis by connecting a resistor (with a value approximately 10 times the sum of the two resistors in the potential divider network) between PFI and $\overline{PFO}$. A capacitor between PFI and GND reduces the power - fail circuit's sensitivity to high-frequency noise on the line being monitored. $\overline{RESET}$ can be asserted on other voltages in addition to the 5V V_{CC} line. Connect $\overline{PFO}$ to MR to initiate a $\overline{RESET}$ pulse when PFI drops below 1.2V. Figure 18 shows the RS706-Q1 configured to assert $\overline{RESET}$ when the 5V supply falls below the reset threshold, or when the 12V supply falls below approximately 11V.




Figure 18. Monitoring Both 5V and 12V

11.3 Interfacing to μP s with Bidirectional Reset Pins

μP s with bidirectional reset pins, can contend with the RS706-Q1 $\overline{RESET}$ output. If, for example, the $\overline{RESET}$ output is driven high and the μP wants to pull it low, indeterminate logic levels may result. To correct this, connect a 4.7K Ω resistor between the $\overline{RESET}$ output and the μP reset I/O, as in Figure 19. Buffer the $\overline{RESET}$ output to other system components.





Figure 19. Buffered $\overline{\text{RESET}}$ to other system components

12 PACKAGE OUTLINE DIMENSIONS

SOP8 ⁽²⁾



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A ⁽¹⁾		1.750		0.069
A ₁	0.100	0.250	0.004	0.010
A ₂	1.250	1.500	0.049	0.059
A ₃	0.25		0.010	
b _p	0.360	0.490	0.014	0.019
c	0.190	0.250	0.007	0.010
D ⁽¹⁾	4.800	5.000	0.190	0.200
E ⁽¹⁾	3.800	4.000	0.150	0.160
H _E	5.800	6.200	0.228	0.244
e	1.270		0.050	
L	1.05		0.041	
L _P	0.400	1.000	0.016	0.039
Q	0.600	0.700	0.024	0.028
Z	0.300	0.700	0.012	0.028
y	0.1		0.004	
θ	0°	8°	0°	8°


NOTE:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. This drawing is subject to change without notice.

13 TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOP8	13"	12.4	6.4	5.4	2.1	4.0	8.0	2.0	12.0	Q1

NOTE:

1. All dimensions are nominal.
2. Plastic or metal protrusions of 0.15mm maximum per side are not included.

IMPORTANT NOTICE AND DISCLAIMER

Jiangsu RUNIC Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with RUNIC products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) RUNIC and the RUNIC logo are registered trademarks of RUNIC INCORPORATED. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.