

500mA, Low Quiescent Current, Low-Noise, High PSRR, Low-Dropout Linear Regulator

1 FEATURES

- **Input Voltage Range:** 1.6 V to 5.5 V
- **Output Voltage Range:**
 - **Fixed Option:** 1.8V, 2.5V, 2.8V, 3.0V, 3.3V, 3.6V and 5.0V
- **Low I_Q:** 30μA (TYP)
- **Up to 500mA Load Current**
- **Low Dropout Voltage:** 580mV at 500mA (V_{OUT}=3.3V)
- **Excellent Load and Line Transient Response**
- **Over Temperature Protection**
- **Output Voltage Accuracy:** ±1%
- **Micro Size Packages:** SOT23-5, XDFN1X1-4

2 APPLICATIONS

- Cellphone
- Security Camera
- Set-Top Box

3 DESCRIPTIONS

The RS3213 series is a low-dropout (LDO), low-power linear voltage regulator features high power-supply rejection ratio (PSRR), low noise, fast start-up, and excellent line and load transient responses with low ground current.

The RS3213 series is designed to work with a 1μF input and output ceramic capacitor. The device yields a typical dropout voltage of 580 mV at 500mA output current.


The RS3213 series is available in Green SOT23-5 and XDFN1X1-4 packages. It operates over an ambient temperature range of -40°C to 125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS3213	SOT23-5	1.60mm×2.92mm
	XDFN1X1-4	1.00mm×1.00mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application



4 FUNCTIONAL BLOCK DIAGRAM




Table of Contents

1 FEATURES	1
2 APPLICATIONS	1
3 DESCRIPTIONS	1
4 FUNCTIONAL BLOCK DIAGRAM	2
5 REVISION HISTORY	4
6 PACKAGE/ORDERING INFORMATION ⁽¹⁾	5
7 PIN CONFIGURATION AND FUNCTIONS	6
8 SPECIFICATIONS	7
8.1 Absolute Maximum Ratings	7
8.2 ESD Ratings	7
8.3 Recommended Operating Conditions	7
8.4 Electrical Characteristics	8
8.5 Typical Performance Characteristics	9
9 FEATURE DESCRIPTION	14
9.1 Overview	14
9.2 Shutdown	14
9.3 Thermal Overload Protection (T_{SD})	14
9.4 Current-Limit Protection	14
9.5 Short Current-Limit Protection	14
10 TYPICAL APPLICATION	15
10.1 Input and Output Capacitor Requirements	15
11 POWER SUPPLY RECOMMENDATIONS	15
12 LAYOUT	15
13 PACKAGE OUTLINE DIMENSIONS	16
14 TAPE AND REEL INFORMATION	18

5 REVISION HISTORY

Note: Page numbers for previous revisions may different from page numbers in the current version.

VERSION	Change Date	Change Item
A.0	2025/06/19	Preliminary version completed

Preliminary version


6 PACKAGE/ORDERING INFORMATION ⁽¹⁾

Orderable Device	V _{OUT} (V)	Package Type	Op Temp(°C)	Device Marking ⁽²⁾	MSL ⁽³⁾	Package Qty
RS3213-1.8XF5	1.8	SOT23-5	-40°C ~125°C	LR18	MSL3	Tape and Reel,3000
RS3213-2.5XF5	2.5	SOT23-5	-40°C ~125°C	LR25	MSL3	Tape and Reel,3000
RS3213-2.8XF5	2.8	SOT23-5	-40°C ~125°C	LR28	MSL3	Tape and Reel,3000
RS3213-3.0XF5	3.0	SOT23-5	-40°C ~125°C	LR30	MSL3	Tape and Reel,3000
RS3213-3.3XF5	3.3	SOT23-5	-40°C ~125°C	LR33	MSL3	Tape and Reel,3000
RS3213-3.6XF5	3.6	SOT23-5	-40°C ~125°C	LR36	MSL3	Tape and Reel,3000
RS3213-5.0XF5	5.0	SOT23-5	-40°C ~125°C	LR50	MSL3	Tape and Reel,3000
RS3213-1.8XUTDN4	1.8	XDFN1X1-4	-40°C ~125°C	RC	MSL3	Tape and Reel,10000
RS3213-2.5XUTDN4	2.5	XDFN1X1-4	-40°C ~125°C	RD	MSL3	Tape and Reel,10000
RS3213-2.8XUTDN4	2.8	XDFN1X1-4	-40°C ~125°C	RE	MSL3	Tape and Reel,10000
RS3213-3.0XUTDN4	3.0	XDFN1X1-4	-40°C ~125°C	RF	MSL3	Tape and Reel,10000
RS3213-3.3XUTDN4	3.3	XDFN1X1-4	-40°C ~125°C	RG	MSL3	Tape and Reel,10000
RS3213-3.6XUTDN4	3.6	XDFN1X1-4	-40°C ~125°C	RH	MSL3	Tape and Reel,10000
RS3213-5.0XUTDN4	5.0	XDFN1X1-4	-40°C ~125°C	RJ	MSL3	Tape and Reel,10000

NOTE:

- (1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.
- (2) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.
- (3) Runic classify the MSL level with using the common preconditioning setting in our assembly factory conforming to the JEDEC industrial standard J-STD-20F, please align with Runic if your end application is quite critical to the preconditioning setting or if you have special requirement.
- (4) **Special Request: Any Voltage between 0.8V and 5V under specific business agreement.**

7 PIN CONFIGURATION AND FUNCTIONS



Pin Description

NAME	PIN		I/O ⁽¹⁾	DESCRIPTION
	SOT23-5	XDFN1X1-4		
IN	1	4	I	Input voltage supply. Must be closely decoupled to GND with a 1μF or greater capacitor.
GND	2	2	G	Common ground.
EN	3	3	I	Enable input. A low voltage ($< V_{IL}$) on this pin turns the regulator off and discharges the output pin to GND through an internal pulldown resistor. A high voltage ($> V_{IH}$) on this pin enables the regulator output. The EN pin can be connected to the IN pin if not used.
NC	4	-	-	Not internally connected.
OUT	5	1	O	Regulated output voltage. Connect a minimum 1μF low-ESR capacitor to this pin.
-	-	Thermal Pad	-	Connect the thermal pad to a large-area ground plane. This pad is not an electrical connection to the device ground.

(1) I=input, O=output, G= Ground.

8 SPECIFICATIONS

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ^{(1) (2)}

		MIN	MAX	UNIT
V _{IN}	Input voltage	-0.3	6	V
V _{EN}	Enable input voltage	-0.3	6	V
V _{OUT}	Output voltage	-0.3	V _{IN} + 0.3	V
I _{OUT}	Maximum Load Current	Internally limited		mA
θ _{JA}	Package thermal impedance ⁽³⁾	SOT23-5	200	°C/W
		XDFN1X1-4	315	
T _J	Junction temperature ⁽⁴⁾	-40	150	°C
T _{stg}	Storage temperature	-65	150	°C
	Load Temperature (Soldering, 10sec)		260	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to the GND pin.
- (3) The package thermal impedance is calculated in accordance with JESD-51.
- (4) The maximum power dissipation is a function of T_{J(MAX)}, R_{θJA}, and T_A. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} - T_A) / R_{θJA}. All numbers apply for packages soldered directly onto a PCB.

8.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-Body Model (HBM), ANSI/ESDA/JEDEC JS001-2023	±2000	V
		Charged-Device Model (CDM), ANSI/ESDA/JEDEC JS-002-2022	±1000	



ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{IN}	Input Voltage Range on IN	1.6	5.5	V
V _{OUT}	Output Voltage Range on OUT	0.8	5	V
V _{EN}	Input Voltage Range on EN	0	5.5	V
I _{OUT}	Output Current Range on IOUT	0	500	mA
T _A	Operating Ambient Temperature Range	-40	125	°C

8.4 Electrical Characteristics

Over operating temperature range ($-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$), $V_{IN} = V_{OUTnom} + 1\text{V}$, $C_{IN} = C_{OUT} = 1\mu\text{F}$, $V_{OUT}=3.3\text{V}$, unless otherwise noted. Typical values are at $T_A = 25^{\circ}\text{C}$.

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNIT
POWER SUPPLY AND CURRENTS							
Input Voltage ⁽¹⁾	V _{IN}			1.6		5.5	V
Quiescent Current	I _Q	V _{EN} = 1.2V, I _{OUT} = 0mA			30	40	μA
Ground Pin Current	I _{GND}	V _{EN} = 1.2V, I _{OUT} = 100mA			365		μA
Shutdown Current	I _{SD}	V _{EN} = 0V, V _{IN} = 5.5V			0.01	1	μA
OUTPUT VOLTAGE							
Output Voltage Range	V _{OUT}			0.8		5	V
DC Output Accuracy ⁽¹⁾	ΔV _{OUT}	T _J = 25°C, I _{OUT} =1mA			±1		%
Line Regulation ⁽¹⁾	ΔV _{OUT} (ΔV _{IN})	V _{IN} = V _{OUT} + 1V to 5.5V, I _{OUT} = 1mA			0.005	0.05	%/V
Load Regulation ⁽¹⁾	ΔV _{OUT} (ΔI _{OUT})	V _{IN} = V _{OUT} + 1V, I _{OUT} = 1mA to 300mA			30	60	mV
		V _{IN} = V _{OUT} + 1V, I _{OUT} = 1mA to 500mA			50		mV
Output Voltage Temperature Coefficient ⁽²⁾	$\frac{\Delta V_{OUT}}{\Delta T_A \times V_{OUT}}$	I _{OUT} = 1mA, T _J = -40°C ~85°C			50		ppm/°C
		I _{OUT} = 1mA, T _J = -40°C ~125°C			70		ppm/°C
Maximum Output Current ⁽³⁾	I _{OUTMAX}	V _{IN} >2.2V or V _{OUT} + V _{DO} , whichever is greater		300			mA
		V _{IN} >2.7V or V _{OUT} + V _{DO} , whichever is greater		500			mA
DROPOUT VOLTAGE							
Dropout Voltage ⁽⁴⁾	V _{DO}	I _{OUT} =500mA	V _{OUT} =0.8V		1700		mV
			V _{OUT} =1.2V		1300		
			V _{OUT} =3.3V		580		
			V _{OUT} =5.0V		TBD		
POWER SUPPLY REJECTION RATIO AND NOISE							
Power Supply Rejection Ratio ⁽⁵⁾	PSRR	V _{OUT} =3.3V , I _{OUT} =1mA	f=100Hz		62		dB
			f=1KHz		60		dB
ENABLE AND STARTUP TIME							
EN Input Logic High Voltage	V _{IH}	V _{IN} = 1.6V to 5.5V, EN rising		1.2			V
EN Input Logic Low Voltage	V _{IL}	V _{IN} = 1.6V to 5.5V, EN falling				0.4	V
EN Input Leakage Current	I _{EN}	V _{IN} = 5.5V, V _{EN} = 0V				1	μA
		V _{IN} = 5.5V, V _{EN} = 5.5V			2	4	μA
Output discharge FET R _{dson}	R _{DIS}	V _{EN} <V _{IL} (output disable), V _{IN} =5V		0.6	1	1.4	kΩ
Startup Time	t _{STR}	From V _{EN} > V _{IH} to V _{OUT} = 90% of V _{OUT(NOM)}			35		μs
PROTECTIONS							
Over Current Limit	I _{LMT}	V _{IN} = 5V, V _{OUT} =0.9*V _{OUTnom}			700		mA
Short Current Limit	I _{SHORT}	V _{IN} = 5V, V _{OUT} =0V			250		mA
Thermal Shutdown Threshold	T _{TSD} ⁽⁵⁾				150		°C
Thermal Shutdown Hysteresis	T _{HYS} ⁽⁵⁾				30		°C

NOTES:

- (1) Minimum $V_{IN} = V_{OUT} + V_{DO}$ or 1.6V , whichever is greater.
- (2) Output voltage temperature coefficient is defined as the worst-case voltage change divided by the total temperature range.
- (3) Maximum output current is affected by the PCB layout, size of metal trace, the thermal conduction path between metal layers, ambient temperature and the other environment factors of system. Attention should be paid to the dropout voltage when $V_{IN} < V_{OUT} + V_{DROP}$.
- (4) V_{DROP} FT test method: test the V_{OUT} voltage at $V_{SET} + V_{DROPMAX}$ with output current.
- (5) Guaranteed by design and characterization, not a FT item.

8.5 Typical Performance Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.




Figure 1. Quiescent Current vs Input Voltage




Figure 2. Quiescent Current vs Temperature




Figure 3. Shutdown Current vs Junction Temperature




Figure 4. Supply Current vs Input Voltage




Figure 5. Ground Pin Current vs Output Current




Figure 6. Load Regulation

Typical Performance Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.




Figure 7. Line Regulation




Figure 8. Output Voltage vs Junction Temperature




Figure 9. Dropout Voltage vs Output Current




Figure 10. Enable Threshold vs Input Voltage




Figure 11. Enable Threshold vs Junction Temperature




Figure 12. Output Current Limit vs Input Voltage

Typical Performance Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.




Figure 13. Short Current Limit vs Input Voltage

Typical Performance Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.




Figure 14. Power On




Figure 15. Power Off




Figure 16. Power On




Figure 17. Power Off




Figure 18. Turn On




Figure 19. Turn Off

Typical Performance Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.




Figure 20. Turn On




Figure 21. Turn Off




Figure 22. Line Transient Response ($I_{OUT}=1\text{mA}$)




Figure 23. Load Transient Response




Figure 24. Load Transient Response

9 FEATURE DESCRIPTION

9.1 Overview

The RS3213 series is a low-dropout (LDO), low-power linear voltage regulator features high power-supply rejection ratio (PSRR), low noise, fast start-up, and excellent line and load transient responses with low ground current.

The RS3213 series is designed to work with a 1 μ F input and output ceramic capacitor. The device yields a typical dropout voltage of 580 mV at 500mA output current.

9.2 Shutdown

Enable input. A low voltage ($< V_{IL}$) on this pin turns the regulator off and discharges the output pin to GND through an internal pulldown resistor. A high voltage ($> V_{IH}$) on this pin enables the regulator output. The EN pin can be connected to the IN pin if not used.

9.3 Thermal Overload Protection (T_{SD})

Thermal shutdown disables the output when the junction temperature rises to approximately 150°C which allows the device to cool. When the junction temperature cools to approximately 120°C, the output circuitry enables.

Based on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This thermal cycling limits the dissipation of the regulator and protects it from damage as a result of overheating.

The thermal shutdown circuitry of the RS3213 has been designed to protect against temporary thermal overload conditions. The T_{SD} circuitry was not intended to replace proper heat-sinking. Continuously running the RS3213 device into thermal shutdown may degrade device reliability.

9.4 Current-Limit Protection

The RS3213 monitors the current flowing through the output PMOS and limits the maximum current to prevent load and RS3213 from damages during current overload conditions.

9.5 Short Current-Limit Protection

The short current-limit function reduces the current-limit level down during short circuit conditions.

10 TYPICAL APPLICATION

10.1 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, connecting a $1\mu\text{F}$ low-equivalent series resistance (ESR) capacitor across the input supply near the regulator is good analog design practice. This capacitor counteracts reactive input sources and improves transient response and ripple rejection. A higher value capacitor can be necessary if large, fast, rise-time load transients are anticipated or if the device is located several inches from the power source.

The RS3213 family of devices is designed to be stable with standard ceramic output capacitors of values $1\mu\text{F}$ or larger. X5R- and X7R-type capacitors are best because they have minimal variation in value and ESR over temperature.

11 POWER SUPPLY RECOMMENDATIONS



The device is designed to operate from an input voltage supply range between 1.6V and 5.5V. The input voltage range must provide adequate headroom in order for the device to have a regulated output. This input supply must be well regulated. If the input supply is noisy, additional input capacitors with low ESR can help improve output noise.

12 LAYOUT



For best overall performance, place all circuit components on the same side of the circuit board and as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitor, and to the LDO ground pin as close to each other as possible, connected by a wide, component-side, copper surface. The use of vias and long traces to create LDO component connections is strongly discouraged and negatively affects system performance. This grounding and layout scheme minimizes inductive parasitics, and thereby reduces load-current transients, minimizes noise, and increases circuit stability. A ground reference plane is also recommended and is either embedded in the printed circuit board (PCB) itself or located on the bottom side of the PCB opposite the components. This reference plane serves to assure accuracy of the output voltage, shields the LDO from noise, and behaves similar to a thermal plane to spread (or sink) heat from the LDO device when connected to the exposed thermal pad. In most applications, this ground plane is necessary to meet thermal requirements.

To improve ac performance (such as PSRR, output noise, and transient response), designing the board with separate ground planes for V_{IN} and V_{OUT} is recommended, with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor must connect directly to the GND pin of the device.

13 PACKAGE OUTLINE DIMENSIONS SOT23-5 ⁽³⁾







RECOMMENDED LAND PATTERN (Unit: mm)



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A ⁽¹⁾	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
c	0.100	0.200	0.004	0.008
D ⁽¹⁾	2.820	3.020	0.111	0.119
E ⁽¹⁾	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
e	0.950(BSC) ⁽²⁾		0.037(BSC) ⁽²⁾	
e1	1.800	2.000	0.071	0.079
L	0.300	0.600	0.012	0.024
θ	0°	8°	0°	8°

NOTE:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
3. This drawing is subject to change without notice.

XDFN1X1-4 (4)

TOP VIEW

BOTTOM VIEW

SIDE VIEW

RECOMMENDED LAND PATTERN (Unit: mm)


Symbol	Dimensions In Millimeters			Dimensions In Inches		
	MIN	TYP	MAX	MIN	TYP	MAX
A ⁽¹⁾	0.320	0.370	0.400	0.012	0.015	0.016
A1	0.000	0.020	0.050	0.000	0.001	0.002
A2	-	0.270	-	-	0.011	-
A3	0.102 REF ⁽²⁾			0.004 REF ⁽²⁾		
D ⁽¹⁾	1.000 BSC ⁽³⁾			0.039 BSC ⁽³⁾		
E ⁽¹⁾	1.000 BSC ⁽³⁾			0.039 BSC ⁽³⁾		
e	0.650 BSC ⁽³⁾			0.026 BSC ⁽³⁾		
D2	0.430	0.480	0.530	0.017	0.019	0.021
E2	0.430	0.480	0.530	0.017	0.019	0.021
b	0.180	0.230	0.280	0.007	0.009	0.011
K	0.210 REF ⁽²⁾			0.008 REF ⁽²⁾		
L	0.200	0.250	0.300	0.008	0.010	0.012

NOTE:


1. Plastic or metal protrusions of 0.075mm maximum per side are not included.
2. REF is the abbreviation for Reference.
3. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
4. This drawing is subject to change without notice.

14 TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width(mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOT23-5	7"	9.5	3.20	3.20	1.40	4.0	4.0	2.0	8.0	Q3
XDFN1X1-4	7"	9.5	1.16	1.16	0.5	4.0	4.0	2.0	8.0	Q1

NOTE:

1. All dimensions are nominal.
2. Plastic or metal protrusions of 0.15mm maximum per side are not included.

IMPORTANT NOTICE AND DISCLAIMER

Jiangsu Runic Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with Runic products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) Runic and the Runic logo are registered trademarks of Runic Incorporated. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.

Preliminary version