


RS4GT08-Q1 Quadruple 2-Input Positive-AND Gate

1 FEATURES

- Qualified for Automotive Applications
- AEC-Q100 Qualified with the Grade 1
- Operating Voltage Range: 2.0V to 5.5V
- Low Power Consumption: 1 μ A (Max)
- Operating Temperature Range: -40°C to 125°C
- Inputs Are TTL-Voltage Compatible
- High Output Drive: ± 32 mA at $V_{CC}=5.0$ V
- Micro Size Packages: TSSOP14

2 APPLICATIONS

- Qualified for Automotive Applications
- Increase Digital Signal Drive Strength
- Infotainment
- ADAS
- HEV/EV Inverter



3 DESCRIPTIONS

The RS4GT08-Q1 quadruple 2-input positive-AND gate is designed for 2.0 to 5.5V V_{CC} operation.

The RS4GT08-Q1 device performs the Boolean function $Y=A \bullet B$ or $Y=\overline{A} + \overline{B}$ in positive logic. The device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The RS4GT08-Q1 is available in Green TSSOP14 packages. It operates over an ambient temperature range of -40°C to 125°C.

Device Information ⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS4GT08-Q1	TSSOP14	5.00mm \times 4.40mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

4 FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
H	H	H
L	H	L
H	L	L
L	L	L

$Y=A \bullet B$

H=High Voltage Level

L=Low Voltage Level

Table of Contents

1 FEATURES	1
2 APPLICATIONS	1
3 DESCRIPTIONS	1
4 FUNCTION TABLE	1
5 REVISION HISTORY	3
6 PACKAGE/ORDERING INFORMATION ⁽¹⁾	4
7 PIN CONFIGURATIONS	5
8 SPECIFICATIONS	6
8.1 Absolute Maximum Ratings	6
8.2 ESD Ratings	6
9 ELECTRICAL CHARACTERISTICS	7
9.1 Recommended Operating Conditions	7
9.2 DC Characteristics	7
9.3 AC Characteristics	8
10 PARAMETER MEASUREMENT INFORMATION	9
11 DETAILED DESCRIPTION	10
11.1 Overview	10
11.2 Functional Block Diagram	10
11.3 Feature Description	10
12 APPLICATION AND IMPLEMENTATION	11
12.1 Application Information	11
12.2 Design Requirements	11
13 POWER SUPPLY RECOMMENDATIONS	11
14 LAYOUT	12
14.1 Layout Guidelines	12
14.2 Layout Example	12
15 PACKAGE OUTLINE DIMENSIONS	13
16 TAPE AND REEL INFORMATION	14

5 REVISION HISTORY

Note: Page numbers for previous revisions may differ from page numbers in the current version.

Version	Change Date	Change Item
A.0	2024/12/23	Preliminary version completed
A.1	2025/04/14	Initial version completed
A.2	2025/09/12	Update PACKAGE OUTLINE DIMENSIONS


6 PACKAGE/ORDERING INFORMATION ⁽¹⁾

PRODUCT	ORDERING NUMBER	TEMPERATURE RANGE	PACKAGE LEAD	Lead finish/Ball material ⁽²⁾	MSL Peak Temp ⁽³⁾	PACKAGE MARKING ⁽⁴⁾	PACKAGE OPTION
RS4GT08-Q1	RS4GT08XQ-Q1	-40°C ~125°C	TSSOP14	SN	MSL1-260°-Unlimited	RS4GT08	Tape and Reel,4000

NOTE:

- (1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.
- (2) There may be additional marking, which relates to the lot trace code information(data code and vendor code), the logo or the environmental category on the device.
- (3) RUNIC classify the MSL level with using the common preconditioning setting in our assembly factory conforming to the JEDEC industrial standard J-STD-20F, Please align with RUNIC if your end application is quite critical to the preconditioning setting or if you have special requirement.
- (4) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.

7 PIN CONFIGURATIONS



PIN DESCRIPTION

PIN	NAME	I/O TYPE ⁽¹⁾	FUNCTION
TSSOP14			
1	1A	I	Channel 1 logic input
2	1B	I	Channel 1 logic input
3	1Y	O	Logic level output1
4	2A	I	Channel 2 logic input
5	2B	I	Channel 2 logic input
6	2Y	O	Logic level output2
7	GND	-	Ground
8	3Y	O	Logic level output3
9	3A	I	Channel 3 logic input
10	3B	I	Channel 3 logic input
11	4Y	O	Logic level output4
12	4A	I	Channel 4 logic input
13	4B	I	Channel 4 logic input
14	Vcc	-	Power Supply

(1) I=input, O=output.

8 SPECIFICATIONS

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾ ⁽²⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage range	-0.5	6.5	V
V _I	Input voltage range ⁽²⁾	-0.5	6.5	V
V _O	Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾	-0.5	6.5	V
V _O	Voltage range applied to any output in the high or low state ⁽²⁾ ⁽³⁾	-0.5	V _{CC} +0.5	V
I _{IK}	Input clamp current	V _I <0	-50	mA
I _{OK}	Output clamp current	V _O <0	-50	mA
I _O	Continuous output current		±50	mA
	Continuous current through V _{CC} or GND		±100	mA
θ _{JA}	Package thermal impedance ⁽⁴⁾	TSSOP14	90	°C/W
T _J	Junction temperature ⁽⁵⁾	-65	150	°C
T _{stg}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The value of V_{CC} is provided in the Recommended Operating Conditions table.
- (4) The package thermal impedance is calculated in accordance with JESD-51.
- (5) The maximum power dissipation is a function of T_{J(MAX)}, R_{θJA}, and T_A. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} - T_A) / R_{θJA}. All numbers apply for packages soldered directly onto a PCB.

8.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-Body Model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
	Charged-Device Model (CDM), per AEC Q100-011	±1000	
	Latch-Up (LU), per AEC Q100-004	±200	mA

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9 ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (TYP values are at $T_A = +25^\circ\text{C}$, Full= -40°C to 125°C , unless otherwise noted.)⁽¹⁾

9.1 Recommended Operating Conditions

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNIT
Supply Voltage	V_{CC}	Operating	2.0	5.5	V
High-Level Input Voltage	V_{IH}	$V_{CC}=2.0\text{V}$	1.0		V
		$V_{CC}=3.3\text{V}$	1.5		
		$V_{CC}=4.5\text{V to } 5.5\text{V}$	2.0		
Low-Level Input Voltage	V_{IL}	$V_{CC}=2.0\text{V}$		0.3	V
		$V_{CC}=3.3\text{V}$		0.55	
		$V_{CC}=4.5\text{V to } 5.5\text{V}$		0.8	
Input Voltage	V_I		0	5.5	V
Output Voltage	V_O		0	V_{CC}	V
Input Transition Rise or Fall	$\Delta t/\Delta v$	$V_{CC}=2.0\text{V to } 5.5\text{V}$		5	ns/V
Operating Temperature	T_A		-40	125	$^\circ\text{C}$

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

9.2 DC Characteristics

PARAMETER	TEST CONDITIONS	V_{CC}	TEMP	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
V_{OH}	$I_{OH} = -100\mu\text{A}$	2.0V to 5.5V	Full	$V_{CC}-0.1$			V
	$I_{OH} = -8\text{mA}$	2.0		1.6			
	$I_{OH} = -24\text{mA}$	3.3		2.5			
	$I_{OH} = -32\text{mA}$	4.5V		3.8			
		5V		4.2			
		5.5V		4.8			
V_{OL}	$I_{OL} = 100\mu\text{A}$	2.0V to 5.5V	Full			0.1	V
	$I_{OH} = 8\text{mA}$	2.0				0.45	
	$I_{OH} = 24\text{mA}$	3.3				0.55	
	$I_{OL} = 32\text{mA}$	4.5V				0.55	
		5V				0.5	
		5.5V				0.45	
I_I	A or B inputs	$V_I=5.5\text{V or GND}$	0V to 5.5V	$+25^\circ\text{C}$	± 0.1	± 1	μA
				Full		± 5	
I_{off}	$V_I \text{ or } V_O=5.5\text{V}$	0V	$+25^\circ\text{C}$		± 0.1	± 1	μA
			Full			± 10	
I_{CC}	$V_I=5.5\text{V or GND, } I_O=0$	2.0V to 5.5V	$+25^\circ\text{C}$		0.1	1	μA
			Full			10	
ICCT	One input at 3.4V, Other inputs at V_{CC} or GND	5.5V	Full			500	μA
C_i (Input Capacitance)	$V_{CC}=0\text{V, } f=10\text{MHz}$	0V	$+25^\circ\text{C}$		6		pF

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

(2) Limits are 100% production tested at 25°C . Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.

9.3 AC Characteristics


PARAMETER	SYMBOL	TEST CONDITIONS		MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
Propagation Delay	t_{pd}	$V_{CC}=2.0V\pm0.2V$	$C_L=30pF, R_L=500\Omega$	7.7		23.1	ns
		$V_{CC}=3.3V\pm0.3V$	$C_L=50pF, R_L=500\Omega$	6.6		20	
		$V_{CC}=5V\pm0.5 V$	$C_L=50pF, R_L=500\Omega$	2.2		6.6	
Power Dissipation Capacitance	C_{pd}	$V_{CC}=5V$	$f=10MHz$		22		pF

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

(2) This parameter is ensured by design and/or characterization and is not tested in production.


(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.

10 PARAMETER MEASUREMENT INFORMATION



TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_{LOAD}
t_{PHZ}/t_{PZH}	GND

V_{CC}	INPUTS		V_M	V_{LOAD}	C_L	R_L	V_{Δ}
	V_I	t_r/t_f					
$2.0V \pm 0.2V$	V_{CC}	$\leq 2ns$	$V_{CC}/2$	$2 \times V_{CC}$	30pF	500 Ω	0.15V
$3.3V \pm 0.3V$	3V	$\leq 2.5ns$	1.5V	6V	50pF	500 Ω	0.3V
$5V \pm 0.5V$	V_{CC}	$\leq 2.5ns$	$V_{CC}/2$	$2 \times V_{CC}$	50pF	500 Ω	0.3V



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_o = 50 \Omega$.
 D. The outputs are measured one at a time, with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 H. All parameters and waveforms are not applicable to all devices.


Figure 1. Load Circuit and Voltage Waveforms

11 DETAILED DESCRIPTION

11.1 Overview

The RS4GT08-Q1 device is a quadruple 2-input positive-AND gate. The device performs the Boolean AND function ($Y=A \bullet B$ or $Y=\overline{\overline{A+B}}$) in positive logic. Low I_{CC} current allows this device to be used in power sensitive or battery-powered applications. Robust inputs allow the device to up-translate with a propagation delay of 4.4 ns.

11.2 Functional Block Diagram



11.3 Feature Description

- The V_{CC} for the device is optimized at 5 V.
- The inputs accept V_{IH} levels of 2 V.
- Output ringing is minimized by slow edge rates.
- Inputs are TTL-Voltage compatible.

12 APPLICATION AND IMPLEMENTATION

Information in the following applications sections is not part of the Runic component specification, and Runic does not warrant its accuracy or completeness. Runic's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

12.1 Application Information

The RS4GT08-Q1 device is quadruple AND gate, which is often used for many common functions like power sequencing or an on LED indicator. Because the device is configured to output LOW unless all inputs are HIGH, an LED tied to the output of the device will only turn HIGH when all systems connected are sending a HIGH, or ready signal.

12.2 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive also creates fast edges into light loads, so routing and load conditions must be considered to prevent ringing.

13 POWER SUPPLY RECOMMENDATIONS

The power supply pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1 μ F capacitor is recommended and if there are multiple V_{CC} terminals then 0.01 μ F or 0.022 μ F capacitors are recommended for each power terminal. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1 μ F and 1 μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible.

14 LAYOUT

14.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally, they will be tied to GND or V_{CC} whichever make more sense or is more convenient.

14.2 Layout Example





Figure 2. Layout Diagram

15 PACKAGE OUTLINE DIMENSIONS

TSSOP14 ⁽²⁾



RECOMMENDED LAND PATTERN (Unit: mm)

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A ⁽¹⁾		1.200		0.047
A ₁	0.050	0.150	0.002	0.006
A ₂	0.800	1.050	0.031	0.041
A ₃	0.25		0.010	
b _p	0.190	0.300	0.007	0.012
c	0.100	0.200	0.004	0.008
D ⁽¹⁾	4.900	5.100	0.193	0.201
E ⁽¹⁾	4.300	4.500	0.169	0.177
H _E	6.200	6.600	0.244	0.260
e	0.650		0.026	
L	1		0.039	
L _P	0.450	0.750	0.017	0.030
Q	0.300	0.490	0.012	0.019
Z	0.380	0.720	0.015	0.028
y	0.1		0.004	
θ	0°	8°	0°	8°


NOTE:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. This drawing is subject to change without notice.

16 TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TSSOP14	13"	12.4	6.95	5.60	1.20	4.0	8.0	2.0	12.0	Q1

NOTE:

1. All dimensions are nominal.
2. Plastic or metal protrusions of 0.15mm maximum per side are not included.

IMPORTANT NOTICE AND DISCLAIMER

Jiangsu RUNIC Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with RUNIC products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) RUNIC and the RUNIC logo are registered trademarks of RUNIC INCORPORATED. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.