



# Automotive, Low-Distortion, Dual-Channel Operational Amplifier With Integrated Protection for Resolver Drive

## **1 FEATURES**

- RS8473-Q1 AEC-Q100 Qualification is
  Ongoing
- High Output Current Drive: 750 mA, Peak (Per Channel)
  - Replaces Discrete Op Amps and Transistors
- Wide Supply Range for Both Supplies (Up to 24 V)
- Overtemperature Shutdown
- Current Limit
- Shutdown Pin for Low IQ Applications
- \* 18 MHz Gain Bandwidth with 80 V/ $\mu$ s Slew Rate
- Package: ETSSOP14

## **2 APPLICATIONS**

- Resolver-Based Automotive and Industrial
  Applications
- Inverter and Motor Control
- Brake System
- Electric Power Steering (EPS)
- Rearview Mirror Module
- Automotive eMirrors
- Servo Drive Power Stage Module
- Flight Control System

### **3 DESCRIPTIONS**

The RS8473-Q1 is a dual-power op amp with features and performance that make this device preferable for resolver-based applications. The high-gain bandwidth and slew rate of the device, along with a continuous high-output current-drive capability, make this device an excellent choice to provide the low distortion and differential high-amplitude excitation required for exciting the resolver primary coil. Current limiting and overtemperature detection enhance overall system robustness, especially when driving analog signals over wires that are susceptible to faults.

The small ETSSOP14 package with thermal pad and low  $R_{\text{BJA}}$  allows high currents to be delivered to loads while minimizing board space. The higher gain bandwidth of the RS8473-Q1 allows the device to be configured as a filter stage while still providing high output drive, thus significantly reducing the total solution size of a resolver drive signal chain. This reduced solution size is a key advantage offered by the RS8473-Q1 when used in automotive and industrial applications.

#### Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
RS8473-Q1	ETSSOP14	5.00mm × 4.40mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Simplified Schematic**





# **Table of Contents**

1 FEATURES	1
2 APPLICATIONS	1
3 DESCRIPTIONS	1
4 REVISION HISTORY	3
5 PACKAGE/ORDERING INFORMATION <sup>(1)</sup>	4
6 PIN CONFIGURATION AND FUNCTIONS	
7 SPECIFICATIONS	6
7.1 Absolute Maximum Ratings	6
7.2 ESD Ratings	
7.3 Recommended Operating Conditions	
7.4 Electrical Characteristics	7
7.5 Typical Characteristics	
8 DETAILED DESCRIPTION	
8.1 Overview	
8.2 Functional Block Diagram	14
8.3 Feature Description	15
8.3.1 Overtemperature and Shutdown Pin (OTF/SH_DN)	15
8.3.2 Thermal Shutdown	15
8.3.3 Current-Limit and Short-Circuit Protection	
8.3.4 Input Common-Mode Range	15
8.3.5 Reverse Body Diodes in Output-Stage Transistors	
8.3.6 EMI Filtering	16
8.4 Device Functional Modes	16
8.4.1 Open-Loop and Closed-Loop Operation	16
8.4.2 Shutdown	
9 LAYOUT	17
10 PACKAGE OUTLINE DIMENSIONS	18
11 TAPE AND REEL INFORMATION	19





## **4 REVISION HISTORY**

Note: Page numbers for previous revisions may different from page numbers in the current version.

Version	Change Date	Change Item
A.0	2024/11/14	Preliminary version completed



## **5 PACKAGE/ORDERING INFORMATION**<sup>(1)</sup>

PRODUCT	ORDERING NUMBER	TEMPERATURE RANGE	PACKAGE LEAD	Lead finish/Ball material <sup>(2)</sup>	MSL Peak Temp <sup>(3)</sup>	PACKAGE MARKING	PACKAGE OPTION
RS8473- Q1	RS8473XEQ- Q1	-40°C~+125°C	ETSSOP14	SN	MSL1-260°- Unlimited	RS8473	Tape and Reel, 4000

NOTE:

(1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.

(2) Lead finish/Ball material. Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(3) RUNIC classify the MSL level with using the common preconditioning setting in our assembly factory conforming to the JEDEC industrial standard J-STD-20F. Please align with RUNIC if your end application is quite critical to the preconditioning setting or if you have special requirement.

(4) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.



# **6 PIN CONFIGURATION AND FUNCTIONS**



### **Pin Description**

	PIN					
NAME ETSSOP14		I/O <sup>(1)</sup>	DESCRIPTION			
IN1-	1	I	Inverting op amp input for channel 1			
IN1+	2	I	Noninverting op amp input for channel 1			
OTF/SH_DN	3	I/O	Overtemperature flag and shutdown			
IN2+	4		Noninverting op amp input for channel 2			
IN2-	5	1	Inverting op amp input for channel 2			
V-	6, 14		Negative supply pin (both negative supply pins must be used and connected together)			
NC	7, 8	-	No internal connection (do not connect)			
OUT2	9	0	Op amp output for channel 2			
V+	10, 11, 12	-	Positive supply pin			
OUT1	13	0	Op amp output for channel 1			
Thermal Pad	Thermal Pad	-	Connect the exposed thermal pad to the most negative supply on the device, V-, for best thermal performance. The thermal pad can also be left floating electrically; the heat spread of the pad can be thermally maximized and conducted into the PCB.			

(1) I = Input, O = Output.



# 7 SPECIFICATIONS

#### 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

				MIN	MAX	UNIT
Ma	Supply voltage	Single-suppl	y, Vs = (V+) – GND		26	v
Vs	Supply voltage	Dual-supply	, V <sub>S</sub> = (V+) – (V–)		±13	v
	Signal input voltage	Common-mo	ode	(V-) - 0.2	(V+) + 0.2	v
	Signal input voltage Differe		Differential		(V+) - (V-) +0.2	v
V <sub>OTF/SH_DN</sub>	OTF/SH_DN pin voltag	e		(V-) - 0.2	(V+) + 0.2	V
	Signal input current				±10	mA
	Output short circuit <sup>(2)</sup>			Cont		
ALθ	Package thermal imped	ance <sup>(3)</sup>	ETSSOP14		53	°C/W
TA	Operating temperature		-55	150	°C	
٦	Junction temperature <sup>(4</sup>	temperature <sup>(4)</sup>			150	°C
T <sub>stg</sub>	Storage temperature			-65	150	°C

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) Short-circuit to ground, one amplifier per package.

(3) The package thermal impedance is calculated in accordance with JESD-51.

(4) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PCB.

### 7.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

			VALUE	UNIT
		Human-Body Model (HBM), per AEC Q100-002 <sup>(1)</sup>	TBD	V
V(ESD)	Electrostatic discharge	Charged-Device Model (CDM), per AEC Q100-011	TBD	V
		Latch-Up (LU), per AEC Q100-004	TBD	mA

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



### ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
	Sumply valtage	Single-supply, $V_s = (V+) - GND$	5		24	V
Vs	Supply voltage Dual-supply, $V_S = (V+) - (V-)$	Dual-supply, $V_S = (V+) - (V-)$	±2.5		±12	v
T <sub>A</sub>	Operating temperature		-40		125	°C



## 7.4 Electrical Characteristics

at T<sub>A</sub> = 25°C, V<sub>S</sub> = V+ = 24V, V- = GND, R<sub>L</sub> = 10 k $\Omega$  connected to V<sub>S</sub> / 2, and V<sub>CM</sub> = V<sub>OUT</sub> = V<sub>S</sub> / 2, Full <sup>(9)</sup> = -40°C to +125°C (unless otherwise noted) <sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	TA	MIN <sup>(2)</sup>	<b>TYP</b> <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
OFFSET	VOLTAGE						
Vos	Input Offset Voltage	V <sub>s</sub> =24 V	25°C		±1	±3	mV
dV <sub>os</sub> /dT	Input Offset Voltage Drift	V <sub>s</sub> =24 V	Full		±4.5	±10	μV/°C
			25°C	93	102		
PSRR	Power-Supply Rejection Ratio	Vs = 5 V to 24 V	Full	90			dB
INPUT B	IAS CURRENT		1				
			25°C		0.5	5	nA
lв	Input Bias Current <sup>(4) (5)</sup>		Full			20	nA
I In much			25°C		0.5	5	nA
los	Input Offset Current <sup>(5)</sup>		Full			20	nA
NOISE							
	Input Voltage Noise	Vs = 24 V, f = 0.1 Hz to 10 Hz	25°C		11		μVpp
0.1	Innut Valtage Naise Density	f = 1 kHz	25°C		22		m)///11-
еN	Input Voltage Noise Density	f = 10 kHz	25°C		9		nV/√Hz
INPUT V	OLTAGE						
Vсм	Common-Mode Voltage		25°C	(V-)-0.1		(V+)+0.1	V
	Common-Mode Rejection Ratio	(V−) −0.1 V < V <sub>CM</sub> < (V+) +0.1 V,		69	76		dB
CMRR		10 V < Vs < 24 V	Full	65			
CIVIRR		(V-) +2.5 V < V <sub>CM</sub> < (V+) -2.5 V, 10 V < V <sub>S</sub> < 24 V	25°C	80	89		
			Full	78			
OPEN-LC	DOP GAIN					-	
Aol	Open-Loop Voltage Gain	(V−) +0.2 V < V <sub>O</sub> < (V+) −0.2 V,	25°C	115	132		dB
AUL	Open-Loop Voltage Gain	$R_L = 10k\Omega$ , $V_S = 24 V$	Full	105			uВ
FREQUE	NCY RESPONSE					-	1
GBW	Gain-Bandwidth Product	Vs = 24 V	25°C		18		MHz
SR	Slew Rate <sup>(8)</sup>	Vs=24 V, 10-V step, Gain = +1	25°C		80		V/µs
ts	Settling Time	To 0.1%, 10-V step, Gain = +1, C <sub>L</sub> = 10 pF	25°C		0.30		μs
	Overload Recovery Time	$V_{IN} \times gain > V_S, V_S=24 V$	25°C		0.09		μs
OUTPUT							
	Voltage Output Swing From Rail	I <sub>OUT</sub> = ±5 mA	25°C		17	30	mV
		Sinking	25°C		700		
Ірк	Transient Peak Output Current	Sourcing	25°C		750		mA
	Chart Circuit Current (6) (7)	Sinking	25°C		450		
lsc	Short-Circuit Current <sup>(6) (7)</sup>	Sourcing	25°C		550		mA
POWER	SUPPLY						
1.	Total Quiescent Current	L 0 A	25°C		8	10	m ^
Ιq		$I_0 = 0 A$	Full			11	mA
I <sub>SD</sub>	Shutdown Current	V <sub>OTF/SH_DN</sub> = 0 V	25°C			215	μA



ENABLE							
VIH_OTF	Enable High Input Voltage	25	5°C	1.2			V
VIL_OTF	Enable Low Input Voltage	25	5°C			0.6	V
	Enable Hysteresis	25	5°C		200		mV
totf/sh_dn	Enable Start-Up Time	25	5°C		5		μs
TEMPER	ATURE						
	Thermal Shutdown	25	5°C		150		°C
	Thermal Shutdown Recovery	25	5°C		135		°C

NOTE:

(1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.

(2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.

(4) Positive current corresponds to current flowing into the device.

(5) This parameter is ensured by design and/or characterization and is not tested in production.

(6) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PCB.

(7) Short circuit test is a momentary test.

(8) Number specified is the slower of positive and negative slew rates.

(9) Specified by characterization only.



NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

1.4







Figure 3. Offset Voltage vs Input Common-Mode Voltage



Figure 5. Quiescent Current vs Temperature

1.2 1 0.8 #1 #2 -0.8 #3 #4 -1 #5 -1.2 12 15 18 Supply Voltage (V) 3 6 24 9 21 Figure 2. Offset Voltage vs Power Supply 8.5 8.3 Quiescent Current (mA) 8.1 7.9 7.7 7.5 7.3 7.1 #1 #2 6.9 #3 6.7 #4 #5 6.5 3 6 9 12 15 18 21 24 Supply Voltage (V)

Figure 4. Quiescent Current vs Power Supply





NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.













Figure 8. Output Voltage Swing vs Output Sink Current



Figure 10. Output Voltage Swing vs Output Sink Current





NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.



Figure 13. Large-Signal Rise Response



Figure 15. Large-Signal Rise Response



Figure 17. Small-Signal Step Response



Figure 14. Large-Signal Fall Response



Figure 16. Large-Signal Fall Response



Figure 18. Small-Signal Step Response



NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.



Figure 19. Positive Overload Recovery



Figure 21. Negative Overload Recovery



Figure 23. 0.1 Hz to 10 Hz Noise



Figure 20. Positive Overload Recovery



Figure 22. Negative Overload Recovery



Figure 24. 0.1 Hz to 10 Hz Noise



NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

at T<sub>A</sub>= 25°C, V<sub>S</sub> = 24 V, V<sub>CM</sub> = V<sub>S</sub>/2, and R<sub>L</sub> = 10 k $\Omega$  (unless otherwise noted).



Frequency



## **8 DETAILED DESCRIPTION**

### 8.1 Overview

The RS8473-Q1 is a dual-power op amp qualified for use in automotive applications. Key features for this device are low offset voltage, high output current drive capability, and high FPBW capability. The device also offers protection features such as thermal shutdown and current limit. The ETSSOP14 package minimizes board space and power dissipation.

### 8.2 Functional Block Diagram





## 8.3 Feature Description

### 8.3.1 Overtemperature and Shutdown Pin (OTF/SH\_DN)

The overtemperature and shutdown pin, OTF/SH\_DN, is bidirectional and allows both op amps to be put into a low I<sub>Q</sub> state when forced low or to less than  $V_{IL_OTF}$ . As a result of being bidirectional, and the respective enable and disable functionality, this pin must be pulled high or greater than  $V_{IH_OTF}$  through a pullup resistor.

When the junction temperature of the RS8473-Q1 exceeds the specified limits, OTF/SH\_DN goes low to alert the application that both the outputs have turned off because of an overtemperature event.

When OTF/SH\_DN is pulled low and the op amps are shut down, the op amps are in an open loop, even when there is negative feedback applied. This occurrence is due to the loss of the open-loop gain in the op amps when the biasing is disabled.

### 8.3.2 Thermal Shutdown

If the die temperature exceeds safe limits, all outputs are disabled, and the OTF/SH\_DN pin is driven low. After the die temperature has fallen to a safe level, operation automatically resumes. The OTF/SH\_DN pin is released after operation has resumed.

When operating the die at a high temperature, the op amp toggles on and off between the thermal shutdown hysteresis. In this event, the safe limits for the die temperature must be taken in to account. Do not continuously operate the device in thermal hysteresis for long periods of time.

### 8.3.3 Current-Limit and Short-Circuit Protection

Each op amp in the RS8473-Q1 has separate internal current limiting for the PMOS (high-side) and NMOS (lowside) output transistors. If the output is shorted to ground, then the PMOS (high-side) current limit is activated, and limits the current to 550 mA nominally. If the output is shorted to supply, then the NMOS (low-side) current limit is activated and limits the current to 450 mA nominally at 25°C. The current limit value is inversely proportional to temperature; therefore, the current limit value increases at low temperatures.

When current is limited, the safe limits for the die temperature must be taken in to account. With too much power dissipation, the die temperature can surpass thermal shutdown limits; the op amp shuts down and reactivates after the die has fallen below thermal limits.

#### 8.3.4 Input Common-Mode Range

The input common-mode range of the RS8473-Q1 is between (V-) - 0.1 V and (V+) + 0.1 V. Staying within this range allows the op amps to perform and operate within specification. Operating beyond these limits can cause distortion and nonlinearities.

### 8.3.5 Reverse Body Diodes in Output-Stage Transistors

Designed as a high-voltage, high current operational amplifier, the RS8573-Q1 delivers robust output drive capability. A class AB output stage with common-source transistors is used to achieve full rail-to-rail output swing capability. Different load conditions change the ability of the amplifier to swing close to the rails.

Each output transistor has internal reverse diodes between drain and source that conduct if the output is forced to greater than the supply or less than ground (reverse current flow). These diodes can be used as flyback protection in inductive-load-driving applications. Limit the use of these diodes to pulsed operation in order to minimize junction temperature overheating due to ( $V_F \times I_F$ ). Internal current-limiting circuitry does not operate when current is flown in the reverse direction and the reverse diodes are active.



### 8.3.6 EMI Filtering

Op amps vary with regard to the susceptibility of the device to electromagnetic interference (EMI). If conducted EMI enters the op amp, the dc offset observed at the amplifier output may shift from the nominal value while EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. While all op-amp pin functions can be affected by EMI, the signal input pins are likely to be the most susceptible. The RS8473-Q1 incorporates an internal input low-pass filter that reduces the amplifiers response to EMI. Both common-mode and differential mode filtering are provided by this filter.

### **8.4 Device Functional Modes**

### 8.4.1 Open-Loop and Closed-Loop Operation

As a result of the very-high, open-loop dc gain of the RS8473-Q1, the device functions as a comparator in open loop for most applications. A majority of electrical characteristics are verified in negative feedback, closed-loop configurations. Certain dc electrical characteristics, like offset, may have a higher drift across temperature and lifetime when continuously operated in open loop over the lifetime of the device.

### 8.4.2 Shutdown

When the OTF/SH\_DN pin is grounded, the op amp shuts down to a low I<sub>Q</sub> state and does not operate; the op amp outputs go to a high-impedance state.

PIN NAME	LOGIC STATE	OP AMP STATE
OTF/SH_DN	High ( > VIH_OTF )	Operating
	Low ( < VIL_OTF )	Shutdown (low I <sub>Q</sub> state)

#### Table 1. Shutdown Truth Table



## 9 LAYOUT

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1 μF ceramic bypass capacitors between each supply pin and ground, placed as close as possible to the device. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away as possible from the supply or output traces. If keeping the traces separate is not possible, then cross the sensitive trace perpendicular, as opposed to in parallel with the noisy trace.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.



### **10 PACKAGE OUTLINE DIMENSIONS** ETSSOP14<sup>(3)</sup>





RECOMMENDED LAND PATTERN (Unit: mm)





Cumphiel	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
A <sup>(1)</sup>	-	1.200	-	0.047	
A1	0.050	0.150	0.002	0.006	
A2	0.900	1.050	0.035	0.041	
A3	0.390	0.490	0.015	0.019	
b	0.200	0.280	0.008	0.011	
с	0.130	0.170	0.005	0.007	
D <sup>(1)</sup>	4.900	5.100	0.193	0.201	
D2	2.260		0.089		
E2	2.410		0.0	95	
E1 <sup>(1)</sup>	4.300	4.500	0.169	0.177	
E	6.200	6.600	0.244	0.260	
e	0.650 BSC <sup>(2)</sup>		0.026 BSC <sup>(2)</sup>		
L	0.450	0.750	0.018	0.030	
L1	1.000	BSC <sup>(2)</sup>	0.039	BSC <sup>(2)</sup>	
θ	0°	8°	0°	8°	

NOTE:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.

2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.

3. This drawing is subject to change without notice.





### **11 TAPE AND REEL INFORMATION REEL DIMENSIONS**

**TAPE DIMENSION** 



NOTE: The picture is only for reference. Please make the object as the standard.

### **KEY PARAMETER LIST OF TAPE AND REEL**

Package Type	Reel	Reel	A0	B0	K0	P0	P1	P2	W	Pin1
	Diameter	Width(mm)	(mm)	Quadrant						
ETSSOP14	13"	12.4	6.95	5.60	1.20	4.0	8.0	2.0	12.0	Q1

NOTE: 1. All dimensions are nominal.

2. Plastic or metal protrusions of 0.15mm maximum per side are not included.



### **IMPORTANT NOTICE AND DISCLAIMER**

Jiangsu RUNIC Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with RUNIC products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) RUNIC and the RUNIC logo are registered trademarks of RUNIC INCORPORATED. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.