

# RS911xC 3.3-V and 2.5-V LVCMOS High-Performance Clock Buffer Family

## 1 FEATURES

- **High-Performance 1:2, 1:3, 1:4 LVCMOS Clock Buffer Family**
- **Supply Voltage: 3.3 V or 2.5 V**  
 $f_{\max} = 250 \text{ MHz}$  for 3.3 V  
 $f_{\max} = 180 \text{ MHz}$  for 2.5 V
- **Operating Temperature Range:  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$**
- **Available in TSSOP8 Package**

## 2 APPLICATIONS

- **General-Purpose Communication, Industrial, and Consumer Applications**

## 3 DESCRIPTIONS

Three different fan-out variations, 1:2 to 1:4, are available. All of the devices are pin-compatible to each other for easy handling.

All family members share the same high performing characteristics such as low skew, and wide operating temperature range.

The RS911xC supports an asynchronous output enable control (1G) which switches the outputs into a low state when 1G is low.


The RS911xC family operates in a 2.5-V and 3.3-V environment and are characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .

**Device Information <sup>(1)</sup>**

PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS9112C	TSSOP8	3.00 mm × 4.40 mm
RS9113C		
RS9114C		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## 4 FUNCTIONAL BLOCK DIAGRAM



## Table of Contents

<b>1 FEATURES</b>	1
<b>2 APPLICATIONS</b>	1
<b>3 DESCRIPTIONS</b>	1
<b>4 FUNCTIONAL BLOCK DIAGRAM</b>	1
<b>5 REVISION HISTORY</b>	3
<b>6 PACKAGE/ORDERING INFORMATION <sup>(1)</sup></b>	4
<b>7 PIN CONFIGURATION AND FUNCTIONS</b>	5
<b>8 SPECIFICATIONS</b>	6
8.1 Absolute Maximum Ratings	6
8.2 ESD Ratings	6
8.3 Recommended Operating Conditions	6
8.4 Electrical Characteristics	7
8.5 Switching Characteristics	8
<b>9 Parameter Measurement Information</b>	9
<b>10 DETAILED DESCRIPTION</b>	11
10.1 Overview	11
10.2 Functional Block Diagram	11
10.3 Feature Description	11
10.4 Device Functional Modes	11
<b>11 APPLICATION AND IMPLEMENTATION</b>	12
11.1 Application Information	12
11.2 Typical Application	12
11.3 Design Requirements	12
11.4 Detailed Design Procedure	12
<b>12 POWER SUPPLY RECOMMENDATIONS</b>	13
12.1 Power Considerations	13
<b>13 PACKAGE OUTLINE DIMENSIONS</b>	14
<b>14 TAPE AND REEL INFORMATION</b>	15

## 5 REVISION HISTORY

Note: Page numbers for previous revisions may different from page numbers in the current version.

VERSION	Change Date	Change Item
A.1	2024/02/27	Initial version completed
A.2	2024/07/04	1. Added PACKAGE/ORDERING INFORMATION and TAPE AND REEL INFORMATION 2. Update PIN CONFIGURATION AND FUNCTIONS
A.3	2024/08/09	Update Recommended Operating Conditions
A.4	2025/05/16	Add $t_{sk(o)}$ PARAMETER
A.5	2025/06/26	Update $t_{sk(o)}$ PARAMETER
A.6	2025/07/10	Add $t_{sk(PP)}$ PARAMETER

**6 PACKAGE/ORDERING INFORMATION <sup>(1)</sup>**

PRODUCT	ORDERING NUMBER	TEMPERATURE RANGE(°C)	PACKAGE LEAD	PACKAGE MARKING <sup>(2)</sup>	MSL <sup>(3)</sup>	PACKAGE OPTION
RS911xC	RS9112CYQ	-40°C ~85°C	TSSOP8	RS9112C	MSL3	Tape and Reel,4000
	RS9113CYQ	-40°C ~85°C	TSSOP8	RS9113C	MSL3	Tape and Reel,4000
	RS9114CYQ	-40°C ~85°C	TSSOP8	RS9114C	MSL3	Tape and Reel,4000

**NOTE:**

- (1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.
- (2) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.
- (3) RUNIC classify the MSL level with using the common preconditioning setting in our assembly factory conforming to the JEDEC industrial standard J-STD-20F, Please align with RUNIC if your end application is quite critical to the preconditioning setting or if you have special requirement.

## 7 PIN CONFIGURATION AND FUNCTIONS

### Package TSSOP8 Top View

CLKIN	1	8	Y1
1G	2	7	NC
Y0	3	6	VDD
GND	4	5	NC

CLKIN	1	8	Y1
1G	2	7	NC
Y0	3	6	VDD
GND	4	5	Y2

CLKIN	1	8	Y1
1G	2	7	Y3
Y0	3	6	VDD
GND	4	5	Y2

### Pin Functions

PIN				TYPE	DESCRIPTION
NAME	RS9112C	RS9113C	RS9114C		
LVCMOS CLOCK INPUT					
CLKIN	1	1	1	Input	Input Pin
CLOCK OUTPUT ENABLE					
1G	2	2	2	Input	Output Enable
LVCMOS CLOCK OUTPUT					
Y0	3	3	3	Output	LVCMOS output. Unused outputs can be left floating.
Y1	—	8	8		
Y2	—	5	5		
Y3	—	—	7		
SUPPLY VOLTAGE					
V <sub>DD</sub>	6	6	6	Power	2.5-V or 3.3-Vdevice supply
GROUND					
GND	4	4	4	GND	Device ground

## 8 SPECIFICATIONS

### 8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>DD</sub>	Supply voltage	-0.5	3.9	V
V <sub>IN</sub>	Input voltage <sup>(2)</sup>	-0.5	V <sub>DD</sub> +0.5	V
V <sub>O</sub>	Output voltage <sup>(2)</sup>	-0.5	V <sub>DD</sub> +0.5	V
I <sub>IN</sub>	input current	-20	20	mA
I <sub>O</sub>	Continuous output current	-50	50	mA
T <sub>J</sub>	Maximum junction temperature		125	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) This value is limited to 3.9 V maximum.

### 8.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-Body Model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±3000	V
		Charged-Device Model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Supply voltage	3.3V supply	3	3.3	3.6	V
		2.5V supply	2.3	2.5	2.7	
V <sub>IL</sub>	Low-level input voltage	V <sub>DD</sub> = 2.3 V to 3.6 V			V <sub>DD</sub> /2 - 600	mV
V <sub>IH</sub>	High-level input voltage	V <sub>DD</sub> = 2.3 V to 3.6 V		V <sub>DD</sub> /2 + 600		mV
V <sub>TH</sub>	Input threshold voltage	V <sub>DD</sub> = 2.3 V to 3.6 V		V <sub>DD</sub> /2		mV
t <sub>r</sub> / t <sub>f</sub>	Input slew rate		1		4	V/ns
t <sub>w</sub>	Minimum pulse width at CLKIN	V <sub>DD</sub> = 3.0 V to 3.6 V	1.8			ns
		V <sub>DD</sub> = 2.3 V to 2.7 V	2.75			
f <sub>CLK</sub>	LVCMOS clock Input Frequency	V <sub>DD</sub> = 3.0 V to 3.6 V	DC		250	MHz
		V <sub>DD</sub> = 2.3 V to 2.7 V	DC		180	
T <sub>A</sub>	Operating free-air temperature		-40		85	°C

## 8.4 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
OVERALL PARAMETERS FOR ALL VERSIONS						
I <sub>DD</sub>	Static device current	1G = V <sub>DD</sub> ; CLKIN = 0 V or V <sub>DD</sub> ; I <sub>O</sub> = 0 mA; V <sub>DD</sub> = 3.6 V		3.5	10	mA
		1G = V <sub>DD</sub> ; CLKIN = 0 V or V <sub>DD</sub> ; I <sub>O</sub> = 0 mA; V <sub>DD</sub> = 2.7 V		1.5	6	
I <sub>PD</sub>	Power-down current	1G = 0 V; CLKIN = 0 V or V <sub>DD</sub> ; I <sub>O</sub> = 0 mA; V <sub>DD</sub> = 3.6 V or 2.7 V		34	60	μA
C <sub>PD</sub>	Power dissipation capacitance per output <sup>(2)</sup>	V <sub>DD</sub> = 3.3 V; f = 10 MHz		10.7		pF
		V <sub>DD</sub> = 2.5 V; f = 10 MHz		7.4		
I <sub>I</sub>	Input leakage current at 1G	V <sub>I</sub> = 0 or V <sub>DD</sub> , V <sub>DD</sub> = 3.6 V or 2.7 V		10		μA
	Input leakage current at CLKIN	V <sub>I</sub> = 0 or V <sub>DD</sub> , V <sub>DD</sub> = 3.6 V or 2.7 V		28		
R <sub>OUT</sub>	Output impedance	V <sub>DD</sub> = 3.3 V		42		Ω
		V <sub>DD</sub> = 2.5 V		49		
f <sub>OUT</sub>	Output frequency	V <sub>DD</sub> = 3 V to 3.6 V	DC		250	MHz
		V <sub>DD</sub> = 2.3 V to 2.7 V	DC		180	
OUTPUT PARAMETERS FOR V <sub>DD</sub> = 3.3 V ± 0.3 V						
V <sub>OH</sub>	High-level output voltage	V <sub>DD</sub> = 3 V, I <sub>OH</sub> = -0.1 mA	2.9			V
		V <sub>DD</sub> = 3 V, I <sub>OH</sub> = -8 mA	2.5			
		V <sub>DD</sub> = 3 V, I <sub>OH</sub> = -12 mA	2.2			
V <sub>OL</sub>	Low-level output voltage	V <sub>DD</sub> = 3 V, I <sub>OL</sub> = 0.1 mA			0.1	V
		V <sub>DD</sub> = 3 V, I <sub>OL</sub> = 8 mA			0.5	
		V <sub>DD</sub> = 3 V, I <sub>OL</sub> = 12 mA			0.8	
OUTPUT PARAMETERS FOR V <sub>DD</sub> = 2.5 V ± 0.2 V						
V <sub>OH</sub>	High-level output voltage	V <sub>DD</sub> = 2.3 V, I <sub>OH</sub> = -0.1 mA	2.2			V
		V <sub>DD</sub> = 2.3 V, I <sub>OH</sub> = -8 mA	1.7			
V <sub>OL</sub>	Low-level output voltage	V <sub>DD</sub> = 2.3 V, I <sub>OL</sub> = 0.1 mA			0.1	V
		V <sub>DD</sub> = 2.3 V, I <sub>OL</sub> = 8 mA			0.5	

(1) All typical values are at respective nominal V<sub>DD</sub>. For switching characteristics, outputs are terminated to 50 Ω to V<sub>DD</sub>/2 (see Figure 1).

(2) This is the formula for the power dissipation calculation (see and the Power Considerations section).

$$P_{\text{tot}} = P_{\text{stat}} + P_{\text{dyn}} + P_{\text{Cload}} \text{ [W]}$$

$$P_{\text{stat}} = V_{\text{DD}} \times I_{\text{DD}} \text{ [W]}$$

$$P_{\text{dyn}} = C_{\text{PD}} \times V_{\text{DD}}^2 \times f \text{ [W]}$$

$$P_{\text{Cload}} = C_{\text{load}} \times V_{\text{DD}}^2 \times f \times n \text{ [W]}$$

n = Number of switching output pins

## 8.5 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
<b>OUTPUT PARAMETERS FOR VDD = 3.3 V ± 0.3 V</b>						
t <sub>PLH</sub> / t <sub>PHL</sub>	Propagation delay	CLKIN to Yn	0.8		2.0	ns
t <sub>sk(o)</sub>	Output skew	Equal load of each output			50	ps
t <sub>r</sub> / t <sub>f</sub>	Rise and fall time	20%–80% (V <sub>OH</sub> - V <sub>OL</sub> )	0.3		0.8	ns
t <sub>DIS</sub>	Output disable time	1G to Yn			6	ns
t <sub>EN</sub>	Output enable time	1G to Yn			6	ns
t <sub>sk(p)</sub>	Pulse skew ; t <sub>PLH</sub> (Yn) – t <sub>PHL</sub> (Yn) <sup>(1)</sup>	To be measured with input duty cycle of 50%			180	ps
t <sub>sk(pp)</sub>	Part-to-part skew	Under equal operating conditions for two parts			0.5	ns
t <sub>jitter</sub>	Additive jitter rms <sup>(2)</sup>	12 kHz to 20 MHz, f <sub>OUT</sub> = 250 MHz			100	fs
<b>OUTPUT PARAMETERS FOR VDD = 2.5 V ± 0.2 V</b>						
t <sub>PLH</sub> / t <sub>PHL</sub>	Propagation delay	CLKIN to Yn	1		2.6	ns
t <sub>sk(o)</sub>	Output skew	Equal load of each output			50	ps
t <sub>r</sub> / t <sub>f</sub>	Rise and fall time	20%–80% (V <sub>OH</sub> - V <sub>OL</sub> )	0.3		1.2	ns
t <sub>DIS</sub>	Output disable time	1G to Yn			10	ns
t <sub>EN</sub>	Output enable time	1G to Yn			10	ns
t <sub>sk(p)</sub>	Pulse skew ; t <sub>PLH</sub> (Yn) – t <sub>PHL</sub> (Yn) <sup>(1)</sup>	To be measured with input duty cycle of 50%			220	ps
t <sub>sk(pp)</sub>	Part-to-part skew	Under equal operating conditions for two parts			1.2	ns
t <sub>jitter</sub>	Additive jitter rms <sup>(2)</sup>	12 kHz to 20 MHz, f <sub>OUT</sub> = 180 MHz			350	fs

(1) t<sub>sk(p)</sub> depends on output rise- and fall-time (t<sub>r</sub>/t<sub>f</sub>). The output duty-cycle can be calculated:  $odc = (t_{w(OUT)} \pm t_{sk(p)}) / t_{period}$ ; t<sub>w(OUT)</sub> is pulse-width of output waveform and t<sub>period</sub> is 1/f<sub>OUT</sub>.

(2) Parameter is specified by characterization. Not tested in production



## 9 Parameter Measurement Information




Figure 1. Test Load Circuit




Figure 2. Application Load With 50-Ω Line Termination




Figure 3. Application Load With Series Line Termination






Figure 4.  $t_{DIS}$  and  $t_{EN}$  for Disable Low



**Figure 5. Pulse Skew  $t_{sk(p)}$  and Propagation Delay  $t_{PLH}/t_{PHL}$**



**Figure 6. Rise/Fall Times  $t_r/t_f$**

## 10 DETAILED DESCRIPTION

### 10.1 Overview

The RS911xC family of devices is a low-jitter and low-skew LVCMOS fan-out buffer solution. For best signal integrity, it is important to match the characteristic impedance of the RS911xC's output driver with that of the transmission line. Figure 2 and Figure 3 show the proper configuration per configuration for both  $V_{DD} = 3.3\text{ V}$  and  $V_{DD} = 2.5\text{ V}$ . RUNIC recommends placing the series resistor close to the driver to minimize signal reflection.

### 10.2 Functional Block Diagram




Figure 7. RS911xC functional block diagram

Table 1. Output Logic Table

INPUTS		OUTPUTS
CLKIN	1G	Yn
X	L	L
L	H	L
H	H	H

### 10.3 Feature Description

The outputs of the RS911xC can be disabled by driving the asynchronous output enable pin (1G) low. Unused output can be left floating to reduce overall system component cost. All supply and ground pins must be connected to  $V_{DD}$  and GND, respectively.

### 10.4 Device Functional Modes

The RS911xC operates from supplies between 2.5 V and 3.3 V.


## 11 APPLICATION AND IMPLEMENTATION

Information in the following applications sections is not part of the RUNIC component specification, and RUNIC does not warrant its accuracy or completeness. RUNIC's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 11.1 Application Information

The RS911xC family is a low additive jitter LVCMOS buffer solution that can operate up to 250 MHz at and 180 MHz at  $V_{DD} = 2.5$  V. Low output skew as well as the ability for asynchronous output enable is featured to simultaneously enable or disable buffered clock outputs as necessary in the application.

### 11.2 Typical Application



**Figure 8. Example System Configuration**

### 11.3 Design Requirements

The RS911xC shown in Figure 8 is configured to fan out a 100-MHz signal from a local LVCMOS oscillator. The CPU is configured to control the output state through 1G. The configuration example is driving three LVCMOS receivers in a backplane application with the following properties:

- The CPU clock can accept a full swing DC-coupled LVCMOS signal. A series resistor is placed near the RS911xC to closely match the characteristic impedance of the trace to minimize reflections.
- The FPGA clock is similarly DC-coupled with an appropriate series resistor placed near the RS911xC.
- The PLL in this example can accept a lower amplitude signal, so a Thevenin's equivalent termination is used. The PLL receiver features internal biasing, so AC coupling can be used when common-mode voltage is mismatched.

### 11.4 Detailed Design Procedure

Refer to Figure 3 and the Electrical Characteristics table to determine the appropriate series resistance needed for matching the output impedance of the RS911xC to that of the characteristic impedance of the transmission line.


Unused outputs can be left floating. See the Power Supply Recommendations section for recommended filtering techniques.

## 12 POWER SUPPLY RECOMMENDATIONS

High-performance clock buffers are sensitive to noise on the power supply, which can dramatically increase the additive jitter of the buffer. Thus, it is essential to reduce noise from the system power supply, especially when the jitter and phase noise is critical to applications.

Filter capacitors are used to eliminate the low-frequency noise from the power supply, where the bypass capacitors provide the very low impedance path for high-frequency noise and guards the power supply system against induced fluctuations. These bypass capacitors also provide instantaneous current surges as required by the device and should have low equivalent series resistance (ESR). To properly use the bypass capacitors, they must be placed very close to the power-supply terminals and laid out with short loops to minimize inductance. RUNIC recommends adding as many high-frequency (for example, 0.1  $\mu\text{F}$ ) bypass capacitors, as there are supply terminals in the package. RUNIC recommends, but does not require, inserting a ferrite bead between the board power supply and the chip power supply that isolates the high-frequency switching noises generated by the clock buffer; these beads prevent the switching noise from leaking into the board supply. It is imperative to choose an appropriate ferrite bead with very low DC resistance to provide adequate isolation between the board supply and the chip supply, as well as to maintain a voltage at the supply terminals that is greater than the minimum voltage required for proper operation.

Figure 9 shows this recommended power supply decoupling method.



**Figure 9. Power Supply Decoupling**

### 12.1 Power Considerations

The following power consideration refers to the device-consumed power consumption only. The device power consumption is the sum of static power and dynamic power. The dynamic power usage consists of two components:

- Power used by the device as it switches states.
- Power required to charge any output load.

The output load can be capacitive only or capacitive and resistive. The following formula and the power graphs in and Figure 1 can be used to obtain the power consumption of the device:

$$P_{\text{dev}} = P_{\text{stat}} + n (P_{\text{dyn}} + P_{\text{Cload}})$$

$$P_{\text{stat}} = V_{\text{DD}} \times I_{\text{DD}} \quad P_{\text{dyn}} + P_{\text{Cload}}$$

where:

$V_{\text{DD}}$  = Supply voltage ( 3.3V or 2.5 V )

$I_{\text{DD}}$  = Static device current (typical 3.5 mA for  $V_{\text{DD}}$  = 3.3 V; typical 1.5 mA for  $V_{\text{DD}}$  = 2.5 V)

$n$  = Number of switching output pins

Example for device power consumption for RS9114C: four outputs are switching,  $f = 120 \text{ MHz}$ ,  $V_{\text{DD}} = 3.3 \text{ V}$ , and  $C_{\text{load}} = 2 \text{ pF}$  per output:



$$P_{\text{dev}} = P_{\text{stat}} + n (P_{\text{dyn}} + P_{\text{Cload}}) = 11.55 \text{ mW} + 50 \text{ mW} = 61.55 \text{ mW}$$

$$P_{\text{stat}} = V_{\text{DD}} \times I_{\text{DD}} = 3.5 \text{ mA} \times 3.3 \text{ V} = 11.55 \text{ mW}$$



$$n (P_{\text{dyn}} + P_{\text{Cload}}) = 4 \times 12.5 \text{ mW} = 50 \text{ mW}$$

## 13 PACKAGE OUTLINE DIMENSIONS

### TSSOP8<sup>(3)</sup>



RECOMMENDED LAND PATTERN (Unit: mm)



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A <sup>(1)</sup>		1.200		0.047
A1	0.050	0.150	0.002	0.006
A2	0.800	1.050	0.031	0.041
b	0.190	0.300	0.007	0.012
c	0.090	0.200	0.004	0.008
D <sup>(1)</sup>	2.900	3.100	0.114	0.122
E <sup>(1)</sup>	4.300	4.500	0.169	0.177
E1	6.250	6.550	0.246	0.258
e	0.650(BSC) <sup>(2)</sup>		0.026(BSC) <sup>(2)</sup>	
L	0.500	0.700	0.020	0.028
H	0.25(TYP)		0.01(TYP)	
θ	1°	7°	1°	7°


**NOTE:**

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
3. This drawing is subject to change without notice.

## 14 TAPE AND REEL INFORMATION

### REEL DIMENSIONS

### TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

### KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1(mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TSSOP8	13"	12.4	6.90	3.45	1.65	4.0	8.0	2.0	12.0	Q1

NOTE:

1. All dimensions are nominal.
2. Plastic or metal protrusions of 0.15mm maximum per side are not included.

## **IMPORTANT NOTICE AND DISCLAIMER**

Jiangsu Runic Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with Runic products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) Runic and the Runic logo are registered trademarks of Runic Incorporated. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.