

13MHz, Rail-to-Rail I/O CMOS Operational Amplifier

1 FEATURES

- **Qualified for Automotive Applications**
- **AEC-Q100 Qualified with the Grade 1**
- **High Gain Bandwidth: 13MHz**
- **Rail-to-Rail Input and Output**
±0.5mV Typical Vos
- **Input Voltage Range: -0.1V to +5.6V**
with $V_S = 5.5V$
- **Supply Range: +2.7V to +5.5V**
- **Specified Up to +125°C**
- **Micro Size Packages: SOP14, TSSOP14**

2 APPLICATIONS

- **Sensors**
- **Photodiode Amplification**
- **Active Filters**
- **Test Equipment**
- **Driving A/D Converters**

3 DESCRIPTIONS

The RS724-Q1 families of products offer low voltage operation and rail-to-rail input and output, as well as excellent speed/power consumption ratio, providing an excellent bandwidth (13MHz) and slew rate of 8V/μs. The op-amps are unity gain stable and feature an ultra-low input bias current.

The devices are ideal for sensor interfaces, active filters and portable applications. The RS724-Q1 families of operational amplifiers are specified at the full temperature range of -40°C to +125°C under single or dual power supplies of 2.7V to 5.5V.

Device Information ⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS724-Q1	SOP14	8.65mm×3.90mm
	TSSOP14	5.00mm×4.40mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Table of Contents

1 FEATURES	1
2 APPLICATIONS	1
3 DESCRIPTIONS	1
4 REVISION HISTORY	3
5 PACKAGE/ORDERING INFORMATION ⁽¹⁾	4
6 PIN CONFIGURATION AND FUNCTIONS	5
7 SPECIFICATIONS	6
7.1 Absolute Maximum Ratings	6
7.2 ESD Ratings	6
7.3 Recommended Operating Conditions	6
7.4 Electrical Characteristics	7
7.5 Typical Characteristics	9
8 DETAILED DESCRIPTION	10
8.1 Overview	10
8.2 Phase Reversal Protection	10
8.3 EMIRR IN+ Test Configuration	10
9 APPLICATION AND IMPLEMENTATION	11
9.1 Application Note	11
9.2 25-kHz Low-Pass Filter	11
9.3 Design Requirements	11
9.4 Detailed Design Procedure	11
9.5 Application Curve	12
10 LAYOUTS	13
10.1 Layout Guidelines	13
10.2 Layout Example	13
11 PACKAGE OUTLINE DIMENSIONS	14
12 TAPE AND REEL INFORMATION	16

4 REVISION HISTORY

Note: Page numbers for previous revisions may different from page numbers in the current version.

VERSION	Change Date	Change Item
A.1	2022/10/18	Official version completed
A.1.1	2024/03/07	Modify packaging naming
A.2	2025/02/27	1. Update MSL note on Page 4 in RevA.1.1 2. Update PACKAGE OUTLINE DIMENSIONS 3. Delete relevant information of RS721-Q1/RS722-Q1/RS724XTQC16-Q1


5 PACKAGE/ORDERING INFORMATION ⁽¹⁾

Orderable Device	Package Type	Pin	Channel	Lead finish/Ball material ⁽²⁾	MSL Peak Temp ⁽³⁾	Op Temp(°C)	Device Marking ⁽⁴⁾	Package Qty
RS724XP-Q1	SOP14	14	4	NIPDAUAG	MSL1-260°-Unlimited	-40°C ~125°C	RS724	Tape and Reel, 4000
RS724XQ-Q1	TSSOP14	14	4	NIPDAUAG	MSL1-260°-Unlimited	-40°C ~125°C	RS724	Tape and Reel, 4000

NOTE:

- (1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.
- (2) Lead finish/Ball material. Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (3) RUNIC classify the MSL level with using the common preconditioning setting in our assembly factory conforming to the JEDEC industrial standard J-STD-20F. Please align with RUNIC if your end application is quite critical to the preconditioning setting or if you have special requirement.
- (4) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.

6 PIN CONFIGURATION AND FUNCTIONS



PIN DESCRIPTION

NAME	PIN	I/O ⁽¹⁾	DESCRIPTION
	SOP14/TSSOP14		
-INA	2	I	Inverting input, channel A
+INA	3	I	Noninverting input, channel A
-INB	6	I	Inverting input, channel B
+INB	5	I	Noninverting input, channel B
-INC	9	I	Inverting input, channel C
+INC	10	I	Noninverting input, channel C
-IND	13	I	Inverting input, channel D
+IND	12	I	Noninverting input, channel D
OUTA	1	O	Output, channel A
OUTB	7	O	Output, channel B
OUTC	8	O	Output, channel C
OUTD	14	O	Output, channel D
V-	11	-	Negative (lowest) power supply
V+	4	-	Positive (highest) power supply

(1) I = Input, O = Output.

7 SPECIFICATIONS

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Voltage	Supply, $V_S = (V+) - (V-)$		7	V
	Signal input pin ⁽²⁾	(V-)-0.5	(V+) +0.5	
	Signal output pin ⁽³⁾	(V-)-0.5	(V+) +0.5	
Current	Signal input pin ⁽²⁾	-10	10	mA
	Signal output pin ⁽³⁾	-200	200	mA
	Output short-circuits ⁽⁴⁾	Continuous		
θ_{JA}	Package thermal impedance ⁽⁵⁾	SOP14	105	°C/W
		TSSOP14	90	
Temperature	Operating range, T_A	-40	125	°C
	Junction, T_J ⁽⁶⁾	-40	150	
	Storage, T_{stg}	-65	150	

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current-limited to 10mA or less.

(3) Output terminals are diode-clamped to the power-supply rails. Output signals that can swing more than 0.5V beyond the supply rails should be current-limited to ± 200 mA or less.

(4) Short-circuit to ground, one amplifier per package.

(5) The package thermal impedance is calculated in accordance with JESD-51.

(6) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB.

7.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-Body Model (HBM), per AEC Q100-002 ⁽¹⁾	± 2000	V
		Charged-Device Model (CDM), per AEC Q100-011	± 500	
		Latch-Up (LU), per AEC Q100-004	± 100	mA

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted).

		MIN	NOM	MAX	UNIT
Supply voltage, $V_S = (V+) - (V-)$	Single-supply	2.7		5.5	V
	Dual-supply	± 1.35		± 2.75	

7.4 Electrical Characteristics

(At $T_A = +25^\circ\text{C}$, $V_S = 2.7\text{V}$ to 5.5V , $R_L = 10\text{k}\Omega$ connected to $V_S/2$, and $V_{OUT} = V_S/2$, Full ⁽⁹⁾ = -40°C to $+125^\circ\text{C}$, unless otherwise noted.) ⁽¹⁾

PARAMETER		CONDITIONS	T _J	RS724-Q1			
				MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
POWER SUPPLY							
V _S	Operating Voltage Range		25°C	2.7		5.5	V
I _Q	Quiescent Current Per Amplifier	V _S =±2.5V, I _o =0mA	25°C		1.15	1.35	mA
			Full			1.85	
PSRR	Power-Supply Rejection Ratio	V _S =2.7V to 5.5V	25°C	75	93		dB
			Full	70			
INPUT							
V _{OS}	Input Offset Voltage	V _{CM} =V _S /2	25°C	-3	±0.5	3	mV
			Full	-5		5	
V _{OS} T _C	Input Offset Voltage Average Drift		Full		±2.6		μV/°C
I _B	Input Bias Current ^{(4) (5)}	V _{CM} =V _S /2	25°C		±1	±10	pA
			Full		0.5		nA
I _{OS}	Input Offset Current ⁽⁵⁾	V _{CM} =V _S /2	25°C		±1	±10	pA
V _{CM}	Common-Mode Voltage Range	V _S = 5.5V	25°C	-0.1		5.6	V
CMRR	Common-Mode Rejection Ratio	V _S = 5.5V, V _{CM} =-0.1V to 3.5V	25°C	73	90		dB
			Full	70			
		V _S = 5.5V, V _{CM} =-0.1V to 5.6V	25°C	60	77		
			Full	59			
OUTPUT							
A _{OL}	Open-Loop Voltage Gain	R _L =10KΩ, V _o =(V ₋) +0.1V to (V ₊)-0.1V	25°C	110	127		dB
			Full	94			
	Output Swing from Rail	V _S =±2.5V, R _L =10KΩ	25°C		10	20	mV
			Full			25	
I _{OUT}	Output Short-Circuit Current ^{(6) (7)}	V _S =±2.5V, V _o =0V	25°C	80	150		mA
			Full	60			
C _{LOAD}	Capacitive Load Drive		25°C		100		pF
FREQUENCY RESPONSE							
SR	Slew Rate ⁽⁸⁾	G=+1, C _L =100pF	25°C		8		V/μs
GBP	Gain-Bandwidth Product		25°C		13		MHz
t _s	Settling Time, 0.1%	V _S =±2.5V, G=+1, C _L =100pF, Step=2V	25°C		0.8		μs
t _{OR}	Overload Recovery Time	V _{IN} ·Gain≥V _S , G=-10	25°C		0.4		μs
NOISE							
E _n	Input Voltage Noise	f = 0.1Hz to 10Hz, V _S =±2.5V	25°C		5		μV _{PP}

NOTE:

- (1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.
- (2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.
- (3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.
- (4) Positive current corresponds to current flowing into the device.
- (5) This parameter is ensured by design and/or characterization and is not tested in production.
- (6) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB.
- (7) Short circuit test is a momentary test.
- (8) Number specified is the slower of positive and negative slew rates.
- (9) Specified by characterization only.

7.5 Typical Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

At $T_A = +25^\circ\text{C}$, $V_S = 5\text{V}$, $R_L = 10\text{k}\Omega$ connected to $V_S/2$, $V_{OUT} = V_S/2$, unless otherwise noted.




Figure 1. Quiescent Current vs Temperature




Figure 2. Input Bias Current vs Temperature




Figure 3. Small-Signal Step Response




Figure 4. Large-Signal Step Response




Figure 5. 0.1Hz to 10Hz Input Voltage Noise

8 DETAILED DESCRIPTION

8.1 Overview

The RS724-Q1 are high precision, rail-to-rail operational amplifiers that can be run from a single-supply voltage 2.7V to 5.5V ($\pm 1.35\text{V}$ to $\pm 2.75\text{V}$). Supply voltages higher than 7V (absolute maximum) can permanently damage the amplifier. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications. Good layout practice mandates use of a 0.1 μF capacitor place closely across the supply pins.

8.2 Phase Reversal Protection

The RS724-Q1 family has internal phase-reversal protection. Many op amps exhibit phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input of the RS724-Q1 prevents phase reversal with excessive common-mode voltage. Instead, the appropriate rail limits the output voltage. This performance is shown in figure 6.




Figure 6. Output Waveform Devoid of Phase Reversal During an Input Overdrive Condition

8.3 EMIRR IN+ Test Configuration

Figure 7 shows the circuit configuration for testing the EMIRR IN+. An RF source is connected to the operational amplifier noninverting input pin using a transmission line. The operational amplifier is configured in a unity-gain buffer topology with the output connected to a low-pass filter (LPF) and a digital multimeter (DMM). A large impedance mismatch at the operational amplifier input causes a voltage reflection; however, this effect is characterized and accounted for when determining the EMIRR IN+. The resulting dc offset voltage is sampled and measured by the multimeter. The LPF isolates the multimeter from residual RF signals that can interfere with multimeter accuracy.




Figure 7. EMIRR IN+ Test Configuration Schematic

9 APPLICATION AND IMPLEMENTATION

Information in the following applications sections is not part of the Runic component specification, and Runic does not warrant its accuracy or completeness. Runic's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Note

The RS724-Q1 are high precision, rail-to-rail operational amplifiers that can be run from a single-supply voltage 2.7V to 5.5V ($\pm 1.35V$ to $\pm 2.75V$). Supply voltages higher than 7V (absolute maximum) can permanently damage the amplifier. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications. Good layout practice mandates use of a 0.1 μ F capacitor place closely across the supply pins.

Typical Applications

9.2 25-kHz Low-Pass Filter




Figure 8. 25-kHz Low-Pass Filter

9.3 Design Requirements

Low-pass filters are commonly employed in signal processing applications to reduce noise and prevent aliasing. The RS724-Q1 devices are ideally suited to construct high-speed, high-precision active filters. Figure 8 shows a second-order, low-pass filter commonly encountered in signal processing applications.

Use the following parameters for this design example:

- Gain = 5 V/V (inverting gain)
- Low-pass cutoff frequency = 25 kHz
- Second-order Chebyshev filter response with 3-dB gain peaking in the passband.

9.4 Detailed Design Procedure

The infinite-gain multiple-feedback circuit for a low-pass network function is shown in Figure 8. Use Equation 1 to calculate the voltage transfer function.

$$\frac{\text{Output}}{\text{Input}}(s) = \frac{-1/R_1 R_3 C_2 C_5}{s^2 + (S/C_2)(1/R_1 + 1/R_3 + 1/R_4) + 1/R_3 R_4 C_2 C_5} \quad (1)$$

This circuit produces a signal inversion. For this circuit, the gain at dc and the low-pass cutoff frequency are calculated by Equation 2:

$$\text{Gain} = \frac{R_4}{R_1}$$

$$f_c = \frac{1}{2\pi} \sqrt{1/R_3 R_4 C_2 C_5} \quad (2)$$

9.5 Application Curve




Figure 9. Low-Pass Filter Transfer Function

10 LAYOUTS

10.1 Layout Guidelines

Attention to good layout practices is always recommended. Keep traces short. When possible, use a PCB ground plane with surface-mount components placed as close to the device pins as possible. Place a $0.1\mu\text{F}$ capacitor closely across the supply pins.

These guidelines should be applied throughout the analog circuit to improve performance and provide benefits such as reducing the EMI susceptibility.

10.2 Layout Example




Figure 10. Schematic Representation





Figure 11. Layout Example

NOTE: Layout Recommendations have been shown for dual op-amp only, follow similar precautions for Single and four.

11 PACKAGE OUTLINE DIMENSIONS

TSSOP14⁽²⁾




RECOMMENDED LAND PATTERN (Unit: mm)

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A ⁽¹⁾		1.100		0.043
A ₁	0.050	0.150	0.002	0.006
A ₂	0.800	0.950	0.031	0.037
A ₃	0.25		0.010	
b _p	0.190	0.300	0.007	0.012
c	0.100	0.200	0.004	0.008
D ⁽¹⁾	4.900	5.100	0.193	0.201
E ⁽¹⁾	4.300	4.500	0.169	0.177
H _E	6.200	6.600	0.244	0.260
e	0.650		0.026	
L	1		0.039	
L _P	0.500	0.750	0.020	0.030
Q	0.300	0.400	0.012	0.016
Z	0.380	0.720	0.015	0.028
y	0.1		0.004	
θ	0°	8°	0°	8°

NOTE:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. This drawing is subject to change without notice.

SOP14 (2)


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
$A^{(1)}$		1.750		0.069
A_1	0.100	0.250	0.004	0.010
A_2	1.250	1.450	0.049	0.057
A_3	0.25		0.010	
b_p	0.360	0.490	0.014	0.019
c	0.190	0.250	0.007	0.010
$D^{(1)}$	8.550	8.750	0.340	0.350
$E^{(1)}$	3.800	4.000	0.150	0.160
H_E	5.800	6.200	0.228	0.244
e	1.270		0.050	
L	1.05		0.041	
L_P	0.400	1.000	0.016	0.039
Q	0.600	0.700	0.024	0.028
Z	0.300	0.700	0.012	0.028
y	0.1		0.004	
θ	0°	8°	0°	8°


NOTE:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. This drawing is subject to change without notice.

12 TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width(mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOP14	13"	16.4	6.60	9.30	2.10	4.0	8.0	2.0	16.0	Q1
TSSOP14	13"	12.4	6.95	5.60	1.20	4.0	8.0	2.0	12.0	Q1

NOTE:

1. All dimensions are nominal.
2. Plastic or metal protrusions of 0.15mm maximum per side are not included.

IMPORTANT NOTICE AND DISCLAIMER

Jiangsu Runic Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with Runic products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) Runic and the Runic logo are registered trademarks of Runic Incorporated. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.