



# 3A, Ultra Low Dropout Linear Regulator

#### 1 FEATURES

- 3A Maximum Output Current
- Low Dropout Voltage
  - 250mV (TYP) at 3A Output Current
- Output Voltage Accuracy: ±2%
- Adjustable Output Voltage
- Fast Transient Response
- Power-On-Reset Monitoring on Both VCNTL and VIN Pins
- Internal Soft-Start
- Current-Limit and Short Current-Limit Protections
- Low Shutdown Quiescent Current
- Shutdown/Enable Control Function
- Temperature Protection and Over-Current Protection Function
- Open-Drain VOUT Voltage Indicator
- ESOP8 and DFN3X3-10 Packages

#### 2 APPLICATIONS

- Note Book PC
- Motherboard Applications
- Front Side Bus VTT (1.2V/3A)

#### **3 DESCRIPTIONS**

The RS3235 is a 3A ultra low dropout linear regulator. This device needs two supply voltages, one is a control voltage ( $V_{CNTL}$ ) for the control circuitry, the other is a main supply voltage ( $V_{IN}$ ) for power conversion, to reduce power dissipation and provide extremely low dropout voltage.

The RS3235 integrates many functions. A Power-On Reset (POR) circuit monitors both supply voltages on VCNTL and VIN pins to prevent erroneous operations.

The functions of thermal shutdown and current-limit protect the device against thermal and current overloads. A POK indicates the output voltage status with a delay time set internally. It can control other converter for power sequence. The RS3235 can be enabled by other power systems. Pulling the EN voltage below 0.5V shut off the output.


The RS3235 is available in Green ESOP8 and DFN3X3-10 packages. It operates over an ambient temperature range of -40°C to +85°C.

#### **Device Information (1)**

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DCCCC	DFN3X3-10	3.00mm×3.00mm
RS3235	ESOP8	4.90mm x 3.90mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

# **4 Typical Application Circuit**





# **Table of Contents**

1 FEATURES	
2 APPLICATIONS	1
3 DESCRIPTIONS	1
4 Typical Application Circuit	1
5 Revision History	3
6 PACKAGE/ORDERING INFORMATION (1)	4
7 PIN Configuration and Functions (Top View)	5
8 SPECIFICATIONS	6
8.1 Absolute Maximum Ratings	6
8.2 ESD Ratings	6
8.3 Recommended Operating Conditions	7
8.4 Electrical Characteristics	8
8.5 Typical Characteristics	10
9 Function Description	14
9.1 Functional Block Diagram	14
9.2 Power-on-Reset	14
9.3 Internal Soft-Start	14
9.4 Output Voltage Regulation	14
9.5 Current-Limit Protection	14
9.6 Output Capacitor	15
9.7 Short Current-Limit Protection	15
9.8 Thermal Shutdown	15
9.9 Input Capacitor	15
9.10 Enable Control	15
9.11 Power-OK and Delay	15
9.12 Power Sequencing	15
9.13 Setting Output Voltage	16
10 Layout	17
10.1 Layout Consideration	17
10.2 Layout Example	17
11 PACKAGE OUTLINE DIMENSIONS	18
12 TAPE AND REEL INFORMATION	20



# **5 Revision History**

Note: Page numbers for previous revisions may different from page numbers in the current version.

VERSION	Change Date	Change Item
A.0	2023/03/02	Initial version completed
A.1	2023/08/28	1. Add dropout voltage at I <sub>OUT</sub> =2A 2. Update the V <sub>IN(MIN)</sub> input voltage
A.2	2024/03/04	Added MSL  Update Electrical Characteristics



# **6 PACKAGE/ORDERING INFORMATION (1)**


PRODUCT	ORDERING NUMBER	V <sub>OUT</sub> Accuracy	PACKAGE LEAD	PACKAGE MARKING (2)	MSL (3)	PACKAGE OPTION
DCCCCE	RS3235YTDC10	±2%	DFN3X3-10	RS3235	MSL3	Tape and Reel,5000
RS3235	RS3235YEK	±2%	ESOP8	RS3235	MSL3	Tape and Reel,4000

#### NOTE:

- (1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.
- (2) There may be additional marking, which relates to the lot trace code information(include data code and vendor code), the logo or the environmental category on the device.
- (3) MSL, The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications.



# 7 PIN Configuration and Functions (Top View)



# **PIN DESCRIPTION**

PIN			
NAME	DFN3X3-10	ESOP8	FUNCTION
GND	Exposed PAD (1)	8	Ground pin of the circuitry.
VOUT	1,2,3	6	Output pin of the regulator. Connecting this pin to load and output capacitors ( $10\mu F$ at least) is required for stability and improving transient response. The output voltage is programmed by the resistor divider connected to FB pin. The VOUT can provide 3A (max.) load current to loads. During shutdown, the output voltage is quickly discharged by an internal pull-low MOSFET.
VIN	7,8,9	3	Main supply input pin for voltage conversions. A decoupling capacitor (≥10µF recommended) is usually connected near this pin to filter the voltage noise and improve transient response. The voltage on this pin is monitored for Power-On-Reset purpose.
EN	6	2	Active-high enable control pin. Applying and holding the voltage on this pin below the enable voltage threshold shuts down the output. When re-enabled, the IC undergoes a new soft-start process. When leave this pin open, an internal pull-up/low current pulls the EN voltage and enables/shuts down the regulator.
FB	4	7	Voltage Feedback Pin. Connecting this pin to an external resistor divider receives the feedback voltage of the regulator.
РОК	5	1	Power-OK signal output pin. This pin is an open-drain output used to indicate the status of output voltage by sensing FB voltage. This pin is pulled low when output voltage is not within the Power-OK voltage window.
VCNTL	10	4	Bias voltage input pin for internal control circuitry. Connect this pin to a voltage source (+5V recommended). A decoupling capacitor (0.1 $\mu$ F typical) is usually connected near this pin to filter the voltage noise. The voltage at this pin is monitored for Power-On-Reset purpose.
NC	/	5	No Connection
-	/	Thermal Pad	Thermal pad (exposed center pad) to alleviate thermal stress. Tie to GND.

<sup>(1)</sup> Connected to ground plane for better heat dissipation.



# **8 SPECIFICATIONS**

## 8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

			MIN	MAX	UNIT
VIN	VIN Supply Voltage (VIN to GDN)		-0.3	7	
V <sub>CNTL</sub>	VCNTL Supply Voltage (VCNTL to GN	ID)	-0.3	7	
Vouт	VOUT to GND Voltage		-0.3	7	V
	POK to GND Voltage	POK to GND Voltage		7	
	EN, FB to GND Voltage		-0.3	7	
θја	D1 (3)	DFN3X3-10		50	°C/W
AIA	Package thermal impedance (3)	ESOP8		50	C/VV
	Lead Temperature (Soldering,10secs)			260	
Temperature	Junction, T <sub>J</sub> <sup>(4)</sup>		-40	150	°C
	Storage, T <sub>stg</sub>		-65	150	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) All voltages are with respect to the GND pin.
- (3) The package thermal impedance is calculated in accordance with JESD-51.
- (4) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} T_A) / R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PCB.

# 8.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4000	
$V_{\text{(ESD)}}$	Electrostatic discharge	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1000	V
		Machine Model (MM)	±200	

<sup>(1)</sup> JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.



#### **ESD SENSITIVITY CAUTION**

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



# **8.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted).

			MIN	MAX	UNIT
V <sub>CNTL</sub>	VCNTL Supply Voltage (VCNTL to GND)		3.0	6.0	٧
V <sub>IN</sub>	VIN Supply Voltage (VIN to GND)		1.0	6.0	V
Vouт	VOUT Output Voltage (when V <sub>CNTL</sub> - V <sub>OUT</sub> >2V)		0.8	VIN - VDROP	٧
	EN, FB, POK to GND Voltage		-0.3	6.0	٧
1	VOLIT Output Comment	Continuous Current	0	3	A
Іоит	VOUT Output Current	Peak Current	0	4	
C <sub>OUT</sub>	VOUT output Capacitance (1)		10	2200	uF
ESRC <sub>OUT</sub>	ESR of VOUT output capacitor		0	200	mΩ
TJ	Operating Junction temperature		-40	+125	°C
T <sub>A</sub>	Ambient Temperature		-40	85	°C

<sup>(1)</sup> In this data sheet, the effective value of capacitance is defined as the actual capacitance under D.C. bias and temperature; not the rated or nameplate values.



# **8.4 Electrical Characteristics**

(Unless otherwise noted, the specifications apply over  $V_{CNTL}=5V$ ,  $V_{IN}=1.8V$ ,  $V_{OUT}=1.2V$ ,  $T_A=-40^{\circ}C$  to  $+85^{\circ}C$ , typical values are at  $T_A=+25^{\circ}C$ ) (1)

	PARAMETER	TEST CON	DITIONS	TEMP	MIN <sup>(2)</sup>	TYP(3)	MAX <sup>(2)</sup>	UNIT
POWER	SUPPLY AND CURRENTS							
		EN=HIGH, I <sub>OUT</sub>	=0A.	+25°C		105	130	uA
ICNTL	VCNTL Supply Current	POK=HIGH	· ,	Full (4)			150	uA
I <sub>SD_VCNTL</sub>	VCNTL Supply Current at Shutdown	EN = LOW		Full			1	uA
	VIN Supply Current at	EN = LOW +2	+25°C			1	uA	
I <sub>SD_VIN</sub>	Shutdown	EN = LOW		Full			5	uA
POWER-	ON-RESET(POR)	1		ı	I	I.	l .	
	Rising VCNTL POR Threshold			+25°C	2.5	2.7	2.9	V
	VCNTL POR Hysteresis			+25°C		0.4		V
	Rising VIN POR Threshold			+25°C	0.8	0.9	1	V
	VIN POR Hysteresis			+25°C		0.5		V
OUTPUT	VOLTAGE	•		1			Į.	
V <sub>REF</sub>	Reference Voltage	FB=VOUT		+25°C		0.8		V
	Output Voltage Accuracy	V <sub>CNTL</sub> =3.0~5.5\	/, I <sub>OUT</sub> = 0~3A	+25°C	-2		2	%
	Load Regulation	I <sub>OUT</sub> = 0~3A		+25°C		10		mV
	Line Regulation	IOUT=10mA, VC	NTL=3.0~5.5V	+25°C	-0.15		0.15	%/V
	VOUT Pull-Low Resistance	V <sub>CNTL</sub> =5V,V <sub>EN</sub> =0	OV,V <sub>OUT</sub> <0.8V	+25°C		55		Ω
	FB Input Current	V <sub>FB</sub> = 0.8V		+25°C	-100		100	nA
DROPOL	JT VOLTAGE	•		l	I.		l .	
			1	+25°C		0.16		
			V <sub>OUT</sub> =2.5V	Full			0.24	V
		V <sub>CNTL</sub> = 5.0V		+25°C		0.15		_
		I <sub>OUT</sub> = 2A	V <sub>OUT</sub> =1.8V	Full			0.21	V
				+25°C		0.14		
	VIN-to-VOUT Dropout		Vout=1.2V	Full			0.20	V
$V_{DROP}$	Voltage			+25°C		0.25		.,
			V <sub>OUT</sub> =2.5V	Full			0.36	V
		V <sub>CNTL</sub> = 5.0V		+25°C		0.22		
		I <sub>OUT</sub> = 3A	V <sub>OUT</sub> =1.8V	Full			0.33	\ \
				+25°C		0.21		
			V <sub>OUT</sub> =1.2V	Full			0.31	V
			•	+25°C		5.5		
ILIM	Current-Limit Level			Full	4			Α
PROTEC	TIONS	•		•		•	•	
I <sub>SHORT</sub>	Short Current-Limit Level	V <sub>FB</sub> <0.2V		+25°C		1.4		Α
	Short Current-Limit Blanking Time	From beginning	of soft-start	+25°C		2		ms
t <sub>SD</sub>	Thermal Shutdown Temperature	T <sub>J</sub> rising		+25°C		160		°C
	Thermal Shutdown Hysteresis			+25°C		50		°C



ENABLE	AND SOFT-START						
V	EN Logic High Threshold Voltage	EN rising	+25°C	1.2			V
$V_{EN}$	EN Logic Low Threshold Voltage	EN falling	+25°C			0.5	٧
R <sub>EN_PL</sub>	EN Internal Pull-Low Resistance		+25°C	800	1400	2000	kΩ
t <sub>SS</sub>	Soft-Start Interval	V <sub>OUT</sub> = 10% to 90%	+25°C		2		ms
			Full	1		4	ms
ton	Turn On Delay	From being enable to V <sub>OUT</sub> rising 10%	+25°C		240		us
Power-O	K and DELAY						
V <sub>TH_POK</sub>	Rising POK Threshold Voltage	V <sub>FB</sub> rising	+25°C	90	93	96	%
	POK Threshold Hysteresis		+25°C		8		%
	POK Pull-low Voltage	POK sink 5mA	+25°C		0.2	0.4	V
	POK Debounce Interval	V <sub>FB</sub> <falling pok="" voltage<br="">threshold</falling>	+25°C		10		us
	POK Delay Time	From V <sub>FB</sub> =V <sub>TH_POK</sub> to rising edge of the V <sub>POK</sub>	+25°C	1	3	4	ms

#### NOTE

<sup>(1)</sup> Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.

<sup>(2)</sup> Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

<sup>(3)</sup> Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.

<sup>(4)</sup>  $T_J = -40$ °C to +125°C.



# 8.5 Typical Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

 $V_{CNTL}$  = 5V,  $V_{IN}$  = 1.8V,  $V_{OUT}$  = 1.2V,  $T_A$  = -40°C to +85°C, typical values are at  $T_A$  = +25°C, unless otherwise noted.




Figure 1. Dropout Voltage vs Output Current




Figure 2. Dropout Voltage vs Output Current




Figure 3. Dropout Voltage vs Output Current




Figure 4. Dropout Voltage vs Output Current




Figure 5. Dropout Voltage vs Junction Temperature




Figure 6. Dropout Voltage vs Junction Temperature

10 / 21 www.run-ic.com



# **Typical Characteristics**

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

 $V_{CNTL}$  =5V,  $V_{IN}$  = 1.8V,  $V_{OUT}$  = 1.2V,  $T_A$  = -40°C to +85°C, typical values are at  $T_A$  = +25°C, unless otherwise noted.




Figure 7. Dropout Voltage vs Junction Temperature



Figure 9. Reference Voltage vs Junction Temperature




Figure 11. VCNTL Power Supply Rejection Ratio




Figure 8. Dropout Voltage vs Junction Temperature




Figure 10. VIN Power Supply Rejection Ratio




Figure 12. VCNTL Current vs Junction Temperature

11 / 21 www.run-ic.com



# **Typical Characteristics**

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

 $V_{CNTL}$  = 5V,  $V_{IN}$  = 1.8V,  $V_{OUT}$  = 1.2V,  $T_A$  = -40°C to +85°C, typical values are at  $T_A$  = +25°C, unless otherwise noted.




Figure 13. VIN Current vs Junction Temperature




Figure 14. VCNTL Current vs Junction Temperature




Figure 15. POWER ON




Figure 16. POWER OFF




Figure 17. Short Circuit First, Then Turn On





Figure 18. Turn On First, Then Short Circuit



# **Typical Characteristics**

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.

 $V_{CNTL}$  = 5V,  $V_{IN}$  = 1.8V,  $V_{OUT}$  = 1.2V,  $T_A$  = -40°C to +85°C, typical values are at  $T_A$  = +25°C, unless otherwise noted.



**Figure 21. Enter Over Temperature Protection** 


Figure 22. Exit Over Temperature Protection



# **9 Function Description**

RS3235 series low dropout linear regulator (LDO) is a high performance, low dropout voltage regulator. This device needs two supply voltages, one is a control voltage for the control circuitry, the other is a main supply voltage for power conversion, to reduce power dissipation and provide extremely low dropout voltage.

# 9.1 Functional Block Diagram



#### 9.2 Power-on-Reset

A Power-On-Reset (POR) circuit monitors both of supply voltages on VCNTL and VIN pins to prevent wrong logic controls. The POR function initiates a soft-start process after both of the supply voltages exceed their rising POR voltage thresholds during powering on. The POR function also pulls low the POK voltage regardless the output status when one of the supply voltages falls below its falling POR voltage threshold.

#### 9.3 Internal Soft-Start

An internal soft-start function controls rise rate of the output voltage to limit the current surge during start-up. The typical soft-start interval is about 2ms.

# 9.4 Output Voltage Regulation

An error amplifier works with a temperature-compensated 0.8V reference and an output NMOS regulates output to the preset voltage. The error amplifier is designed with high bandwidth and DC gain provides very fast transient response and less load regulation. It compares the reference with the feedback voltage and amplifies the difference to drive the output NMOS which provides load current from VIN to VOUT.

#### 9.5 Current-Limit Protection

The RS3235 monitors the current flowing through the output NMOS and limits the maximum current to prevent load and RS3235 from damages during current overload conditions.



## 9.6 Output Capacitor

The RS3235 requires a proper output capacitor to maintain stability and improve transient response. The output capacitor selection is dependent upon ESR (equivalent series resistance) and capacitance of the output capacitor over the operating temperature. Ultra-low-ESR capacitors (such as ceramic chip capacitors) and low-ESR bulk capacitors (such as solid tantalum, POSCap, and Aluminum electrolytic capacitors) can all be used as output capacitors.

During load transients, the output capacitors, depending on the stepping amplitude and slew rate of load current, are used to reduce the slew rate of the current seen by the RS3235 and help the device to minimize the variations of output voltage for good transient response. For the applications with large stepping load current, the low ESR bulk capacitors are normally recommended. Decoupling ceramic capacitors must be placed at the load and ground pins as close as possible and the impedance of the layout must be minimized.

## 9.7 Short Current-Limit Protection

The short current-limit function reduces the current-limit level down to 1.4A (typical) when the voltage on FB pin falls below 0.2V (typical) during current overload or short circuit conditions.

The short current-limit function is disabled for successful start-up during soft-start interval.

#### 9.8 Thermal Shutdown

A thermal shutdown circuit limits the junction temperature of RS3235. When the junction temperature exceeds +160°C, a thermal sensor turns off the output NMOS, allowing the device to cool down. The regulator regulates the output again through initiation of a new soft-start process after the junction temperature cools by 50°C, resulting in a pulsed output during continuous thermal over load conditions. The thermal shutdown is designed with a 50°C hysteresis to lower the average junction temperature during continuous thermal overload conditions, extending lifetime of the device.

For normal operation, the device power dissipation should be externally limited so that junction temperatures will not exceed +125°C.

# 9.9 Input Capacitor

The RS3235 requires proper input capacitors to supply current surge during stepping load transients to prevent the input voltage rail from dropping. Because the parasitic inductor from the voltage sources or other bulk capacitors to the VIN pin limit the slew rate of the surge currents, more parasitic inductance needs more input capacitance. Ultra-low-ESR capacitors (such as ceramic chip capacitors) and low-ESR bulk capacitors (such as solid tantalum, POSCap, and Aluminum electrolytic capacitors) can all be used as an input capacitor of VIN. For most applications, the recommended input capacitance of VIN is  $10\mu F$  at least.

However, if the drop of the input voltage is not cared, the input capacitance can be less than  $10\mu F$ . More capacitance reduces the variations of the supply voltage on VIN pin.

#### 9.10 Enable Control

The RS3235 has a dedicated enable pin (EN). A logic low signal applied to this pin shuts down the output. Following a shutdown, a logic high signal re-enables the output through initiation of a new soft-start cycle. When left open, this pin is pulled up/low by an internal current source to enable/shutdown normal operation. It's not necessary to use an external transistor to save cost.

#### 9.11 Power-OK and Delay

The RS3235 indicates the status of the output voltage by monitoring the feedback voltage ( $V_{FB}$ ) on FB pin. As the  $V_{FB}$  rises and reaches the rising Power-OK voltage threshold ( $V_{THPOK}$ ), an internal delay function starts to work. At the end of the delay time, the IC turns off the internal NMOS of the POK to indicate that the output is ok. As the  $V_{FB}$  falls and reaches the falling Power-OK voltage threshold, the IC turns on the NMOS of the POK (after a debounce time of  $10\mu s$  typical).

## 9.12 Power Sequencing

The power sequencing of VIN and VCNTL is not necessary to be concerned. However, do not apply a voltage to VOUT for a long time when the main voltage applied at VIN is not present. The reason is the internal parasitic diode from VOUT to VIN conducts and dissipates power without protections due to the forward-voltage.



# 9.13 Setting Output Voltage

The output voltage is programmed by the resistor divider connected to FB pin. The preset output voltage is calculated by the following equation:

 $V_{OUT} = 0.8 \times (R1+R2)/R2$ 

Where R1 is the resistor connected from  $V_{\text{OUT}}$  to FB with Kelvin sensing connection and R2 is the resistor connected from FB to GND. A bypass capacitor(C1) may be connected with R1 in parallel to improve load transient response and stability.



# 10 Layout

## **10.1 Layout Consideration**

- 1. Please solder the Exposed Pad on the ground pad on the top-layer of PCBs. The ground pad must have wide size to conduct heat into the ambient air through the ground plane and PCB as a heat sink.
- 2. Please place the input capacitors for VIN and VCNTL pins near the pins as close as possible for decoupling high-frequency ripples.
- 3. Ceramic decoupling capacitors for load must be placed near the load as close as possible for decoupling high-frequency ripples.
- 4. To place RS3235 and output capacitors near the load reduces parasitic resistance and inductance for excellent load transient response.
- 5. The negative pins of the input and output capacitors and the GND pin must be connected to the ground plane of the load.
- 6. Large current paths, shown by bold lines on the figure 23, must have wide tracks.
- 7. Place the R1, R2, and C1 near the RS3235 as close as possible to avoid noise coupling.
- 8. Connect the ground of the R2 to the GND pin by using a dedicated track.
- 9. Connect the one pin of the R1 to the load for Kelvin sensing.

## 10.2 Layout Example






Figure 23. Layout Example





# 11 PACKAGE OUTLINE DIMENSIONS ESOP8 (4)





**RECOMMENDED LAND PATTERN** (Unit: mm)





Constant	Dimensions I	n Millimeters	Dimension	s In Inches
Symbol	Min	Мах	Min	Max
A <sup>(1)</sup>		1.650		0.065
A1	0.050	0.150	0.002	0.006
A2	1.300	1.500	0.051	0.059
b	0.390	0.470	0.015	0.019
С	0.200	0.240	0.007	0.010
D <sup>(1)</sup>	4.800	5.000	0.189	0.197
е	1.270 (BSC) <sup>(2)</sup>		0.050 (	BSC) (2)
D1	2.090 (	2.090 (REF) <sup>(3)</sup>		(REF) (3)
E2	2.090 (	(REF) (3)	0.082 (	(REF) (3)
Е	5.800	6.200	0.228	0.244
E1 <sup>(1)</sup>	3.800	4.000	0.150	0.157
L	0.500	0.800	0.019	0.032
θ	0°	8°	0°	8°


#### NOTE:

- 1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
- 2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
- 3. REF is the abbreviation for Reference.
- 4. This drawing is subject to change without notice.


18 / 21 www.run-ic.com




# DFN3X3-10<sup>(2)</sup>




**TOP VIEW** 



**BOTTOM VIEW** 



SIDE VIEW



#### **RECOMMENDED LAND PATTERN (Unit: mm)**

Comple of	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
A (1)	0.700	0.800	0.028	0.031	
A1	0.000	0.050	0.000	0.002	
A2	0.2	0.203		008	
b	0.180	0.300	0.007	0.012	
D <sup>(1)</sup>	2.900	3.100	0.114	0.122	
D1	2.300	2.600	0.091	0.103	
E (1)	2.900	3.100	0.114	0.122	
E1	1.500	1.800	0.059	0.071	
е	0.500 TYP		0.020 TYP		
k	0.200	0.200 MIN		3 MIN	
L	0.300	0.500	0.012 0.020		

## NOTE:


- Plastic or metal protrusions of 0.075mm maximum per side are not included.
  This drawing is subject to change without notice.



# 12 TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**

# **TAPE DIMENSION**



NOTE: The picture is only for reference. Please make the object as the standard.

# **KEY PARAMETER LIST OF TAPE AND REEL**

Package Type	Reel Diameter	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
DFN3X3-10	13"	12.4	3.35	3.35	1.13	4.0	8.0	2.0	12.0	Q1
ESOP8	13"	12.4	6.40	5.40	2.10	4.0	8.0	2.0	12.0	Q1

#### NOTE:

- 1. All dimensions are nominal.
- 2. Plastic or metal protrusions of 0.15mm maximum per side are not included.



# **IMPORTANT NOTICE AND DISCLAIMER**

Jiangsu RUNIC Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with RUNIC products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) RUNIC and the RUNIC logo are registered trademarks of RUNIC INCORPORATED. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.