



# Single-Channel High-Speed Low-Side Gate Driver with Negative Input Voltage Capability (with 5A Peak Source and Sink)

#### 1 FEATURES

- Low-Cost Gate-Driver Device Offering Superior Replacement of NPN and PNP Discrete Solutions
- 5A Peak-Source and Sink Symmetrical Drive
- Ability to Handle Negative Voltages (-4V) at Inputs
- Fast Propagation Delays (11ns typical)
- Fast Rise and Fall Times (8.5ns and 7ns typical)
- 4.5V to 18V Single-Supply Range
- Outputs Held Low During VDD UVLO (ensures glitch-free operation at power up and power down)
- TTL and CMOS Compatible Input-Logic Threshold (independent of supply voltage)
- Hysteretic-Logic Thresholds for High-Noise Immunity
- Dual Input Design (choice of an inverting (INpin) or non-inverting (IN+ pin) driver configuration)
  - Unused Input Pin can be Used for Enable or Disable Function
- Output Held Low when Input Pins are Floating
- Input Pin Absolute Maximum Voltage Levels Not Restricted by VDD Pin Bias Supply Voltage
- Operating Temperature Range of -40°C to +140°C
- Micro SIZE PACKAGES: SOT23-5

#### 2 APPLICATIONS

- Switch-Mode Power Supplies
- DC-to-DC Converters
- Companion Gate-Driver Devices for Digital-Power Controllers
- Solar Power, Motor Control, UPS
- Gate Driver for Emerging Wide Band-Gap Power Devices (such as GaN)

#### 3 DESCRIPTIONS

The RS8801 single-channel, high-speed, low-side gate driver device is capable of effectively driving MOSFET and IGBT power switches. Using a design that inherently minimizes shoot-through current, the RS8801 is capable of sourcing and sinking high peak-current pulses into capacitive loads offering rail-to-rail drive capability and extremely small propagation delay typically 11ns.

The RS8801 device is capable of handling -4V at input. The RS8801 provides 5A source and sink peak-drive current capability at VDD = 12V.

The RS8801 is designed to operate over a wide VDD range of 4.5V to 18V and wide temperature range of – 40°C to 140°C. Internal Undervoltage Lockout (UVLO) circuitry on VDD pin holds output low outside VDD operating range. The capability to operate at low voltage levels such as below 5V, along with best-inclass switching characteristics, is especially suited for driving emerging wide band-gap power-switching devices as GaN power semiconductor devices.

The RS8801 series is available in Green SOT23-5 packages. It operates over an ambient temperature range of -40°C to +140°C.


#### **Device Information** (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS8801	SOT23-5	1.60mm×2.92mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



# **4 Typical Application Diagrams**





# **Table of Contents**

1 FEATURES	1
2 APPLICATIONS	
3 DESCRIPTIONS	
4 Typical Application Diagrams	2
5 Revision History	4
6 PACKAGE/ORDERING INFORMATION (1)	5
7 Pin Configuration and Functions (Top View)	6
8 SPECIFICATIONS	7
8.1 Absolute Maximum Ratings	7
8.2 ESD Ratings	7
8.3 Recommended Operating Conditions	7
8.4 ELECTRICAL CHARACTERISTICS	8
8.5 TYPICAL PERFORMANCE CHARACTERISTICS	10
9 Detailed Description	13
9.1 Overview	13
9.2 Functional Block Diagram	13
9.3 V <sub>DD</sub> and Undervoltage Lockout	14
9.4 Device Functional Modes	14
10 Power Supply Recommendations	15
11 Layout	15
12 PACKAGE OUTLINE DIMENSIONS	16
13 TADE AND DEEL INCODMATION	17



# **5 Revision History**

Note: Page numbers for previous revisions may different from page numbers in the current version.

VERSION	Change Date	Change Item
A.1	2023/10/26	Initial version completed



# **6 PACKAGE/ORDERING INFORMATION (1)**


Orderable Device	Package Type	Op Temp(°C)	Device Marking <sup>(2)</sup>	MSL (3)	Package Qty
RS8801HXF5	SOT23-5	-40°C ~+140°C	8801	MSL1	Tape and Reel,3000

#### NOTE:

- (1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.
- (2) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.
- (3) MSL, The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications.



# 7 Pin Configuration and Functions (Top View)



# **Pin Description**

SOT	SOT23-5		DESCRIPTION
NUMBER	NAME	I/O (1)	DESCRIPTION
1	VDD	-	Supply input.
2	GND	G	Ground.
3	IN+	I	Non-inverting input. Apply PWM control signal to this pin when driver is desired to be operated in non-inverting configuration. When the driver is used in inverting configuration, connect IN+ to VDD in order to enable output, OUT held LOW if IN+ is unbiased or floating.
Inverting input. Apply PWM control signal to this pin who perated in inverting configuration. When the driver configuration, connect IN- to GND in order to enable output.		Inverting input. Apply PWM control signal to this pin when driver is desired to be operated in inverting configuration. When the driver is used in non-inverting configuration, connect IN- to GND in order to enable output, OUT held LOW if IN- is unbiased or floating.	
			Sourcing/Sinking current output of driver.

<sup>(1)</sup> I=input, O=output, G= Ground.



## **8 SPECIFICATIONS**

#### 8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2) (3)

			MIN	MAX	UNIT
Supply voltage	VDD		-0.3	22	V
OLIT Ita	DC		-0.3	VDD+0.3	V
OUT voltage	Repetitive pulse less than 200ns	(4)	-2	VDD+0.3	\ \
Output continuous current	I <sub>OUT_DC</sub> (Source/Sink)		0.4	Α	
Output pulsed current (0.5us)	IOUT_pulsed (Source/Sink)		5	Α	
Input voltage	IN+, IN- <sup>(5)</sup>		-4	22	V
θ <sub>JA</sub>	Package thermal impedance (6)	SOT23-5		280	°C/W
T <sub>J</sub> operating virtual junction temper	ature range <sup>(7)</sup>		-40	150	°C
Storage Temperature Range			-65	150	°C
Lead Temperature (Soldering, 10s)				260	°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to GND unless otherwise noted. Currents are positive into, negative out of the specified terminal. See Packaging Section of the datasheet for thermal limitations and considerations of packages.
- (3) These devices are sensitive to electrostatic discharge; follow proper device-handling procedures.
- (4) Values are verified by characterization on bench.
- (5) Maximum voltage on input pins is not restricted by the voltage on the VDD pin.
- (6) The package thermal impedance is calculated in accordance with JESD-51.
- (7) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} T_A) / R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PCB.

#### 8.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge		Human-Body Model (HBM), MIL-STD-883K METHOD 3015.9		V
V (ESL	Electrostatic discharge	Charged-Device Model (CDM), ANSI/ESDA/JEDEC JS-002-2018	±1000	



#### **ESD SENSITIVITY CAUTION**

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	TYP	MAX	UNIT
Supply voltage range, VDD	4.5	12	18	V
Operating junction temperature range	-40		140	°C
Input voltage, IN+, IN-	0		18	V



# **8.4 ELECTRICAL CHARACTERISTICS**

 $VDD=12V, T_A=T_J=-40^{\circ}C \ to \ 140^{\circ}C, 1 \mu F \ capacitor \ from \ VDD \ to \ GND. \ Currents \ are \ positive \ into, \ negative \ out \ of \ the \ specified$ 

		EST CONDITION	MIN	TYP	MAX	UNIT	
BIAS CURI	RENTS						
			IN+=VDD, IN-=GND		42.5		μΑ
			IN+ = IN- = GND		40		μΑ
DD(OFF)	Startup current	VDD=3.4V	IN+ = IN- = VDD		25		μΑ
			IN+=GND, IN-=VDD		23		μΑ
			IN+=VDD, IN-=GND	215	270	300	μΑ
I <sub>DD(OFF)</sub>		\/DD 40\/	IN+ = IN- = GND	130	180	200	μΑ
IDD(OFF)	Startup current	VDD=12V	IN+ = IN- = VDD	80	120	130	μΑ
			IN+=GND, IN-=VDD	80	122.5	130	μΑ
UNDER V	OLTAGE LOCKOUT (UVLO)			•	•		
Von	Supply start threshold	T <sub>A</sub> = 25°C		3.9	4.3	4.5	V
Voff	Minimum operating Voltage after supply start			3.45	4.0	4.45	V
$V_{DD_{-}H}$	Supply voltage hysteresis				0.3		٧
INPUTS (II	N+, IN-)						
V <sub>IN_H</sub>	Input signal high threshold	Output high In- pin	for IN+ pin, Output low for			2.8	V
$V_{IN\_L}$	Input signal low threshold	Output low t	for IN+ pin, Output high for	1			V
RINP		VDD=12V, VINP=4V		150	235	250	kΩ
RINN		VDD=12V, \	/IINP=4V	150	210	250	kΩ
SOURCE/S	SINK Current						
I <sub>SRC/SNK</sub> (2)	Source/ Sink peak current	C <sub>LOAD</sub> =0.22µ	ıF, F <sub>SW</sub> = 1kHz		±5		Α
OUTPUTS	(OUT)						
V <sub>OD</sub> -V <sub>OH</sub>	TPUTS (OUT)  VDD  VDD		VDD = 12V, I <sub>OUT</sub> =-10mA				mV
AOD-AOH	High output voitage	tput voltage $ \frac{\text{VDD} = 12\text{V}, \text{I}_{\text{OUT}} = -10\text{mA}}{\text{VDD} = 4.5\text{V}, \text{I}_{\text{OUT}} = -10\text{mA}} $			35		mV
V	Low output voltono	VDD = 12V,	I <sub>OUT</sub> =10mA		5.05		mV
Vol	Low output voltage	VDD = 4.5V	, I <sub>OUT</sub> =10mA		5.15		mV
D	Output mullium registeres	VDD = 12V,	I <sub>OUT</sub> =10mA		3	4	
Rон	Output pullup resistance	VDD = 4.5V	, I <sub>OUT</sub> =10mA		3.5		Ω
D.,	Output pulldown resistance	VDD = 12V,	I <sub>OUT</sub> =10mA		0.5	0.7	Ω
R <sub>OL</sub> Output pulldown resistance VDD = 4.5V, l <sub>OUT</sub> =1		, I <sub>OUT</sub> =10mA		0.5		22	
SWITCHIN	NG CHARACTERISTICS						
$t_R$	Rise time (1) (2)	VDD = 12V,	C <sub>LOAD</sub> =1.8nF		8.5		
tr Nise time		VDD = 4.5V		15.5		ns	
+-	t <sub>F</sub> Fall time <sup>(1) (2)</sup>		VDD = 12V, C <sub>LOAD</sub> =1.8nF				nc
	I all tille ' ' '	VDD = 4.5V		5.5		ns	
+	IN+ to output propagation	VDD=12V, 5	5V input pulse C <sub>LOAD</sub> =1.8nF		11		
t <sub>D1</sub>	delay <sup>(1) (2)</sup>	VDD=4.5V,		12.5		ns	
tos	IN- to output propagation	VDD=12V, 5V input pulse C <sub>LOAD</sub> =1.8nF			14		200
$t_{D2}$	delay <sup>(1) (2)</sup>	VDD=4.5V,	5V input pulse C <sub>LOAD</sub> =1.8nF		16		ns

<sup>(1)</sup> See timing diagrams in Figure 1, Figure 2.(2) This parameter is ensured by design and/or characterization and is not tested in production.






Figure 1. Non-inverting configuration PWM Input to IN+ pin (IN- pin tied to GND)

Figure 2. inverting configuration PWM Input to IN- pin (IN+ pin tied to VDD)



#### 8.5 TYPICAL PERFORMANCE CHARACTERISTICS

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.




Figure 3. Start-Up Current vs Temperature




Figure 4. Supply Current vs Temperature (Output in DCON/OFF Condition)




Figure 5. Supply Current vs Supply Voltage




Figure 6. Supply Current vs Supply Voltage




Figure 7. Operating Supply Current vs Temperature (Output Switching)




Figure 8. Operating Supply Current vs Frequency



## **TYPICAL PERFORMANCE CHARACTERISTICS**

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.




Figure 9. UVLO Threshold Voltage vs Temperature




Figure 10. Input Threshold vs Temperature




Figure 11. Output Pullup Resistance vs
Temperature




Figure 13. Rise Time vs Temperature




Figure 12. Output Pulldown Resistance vs Temperature




Figure 14. Fall Time vs Temperature



#### TYPICAL PERFORMANCE CHARACTERISTICS

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.




Figure 15. Non-Inverting Input to Output Propagation Delay vs Temperature




Figure 17. Non-Inverting Propagation Delays vs Supply Voltage




Figure 19. Rise Time vs Supply Voltage




Figure 16. Inverting Input to Output Propagation
Delay vs Temperature




Figure 18. Inverting Propagation Delays vs Supply Voltage




Figure 20. Fall Time vs Supply Voltage



# 9 Detailed Description

#### 9.1 Overview


The RS8801 single-channel, high-speed, low-side gate driver device is capable of effectively driving MOSFET and IGBT power switches. Using a design that inherently minimizes shoot-through current, the RS8801 is capable of sourcing and sinking high peak-current pulses into capacitive loads offering rail-to-rail drive capability and extremely small propagation delay typically 11ns.

The RS8801 device is capable of handling -4V at input.

The RS8801 provides 5A source and sink peak-drive current capability at VDD = 12V.

The RS8801 is designed to operate over a wide VDD range of 4.5V to 18V and wide temperature range of -40°C to 140°C.

#### 9.2 Functional Block Diagram






#### 9.3 V<sub>DD</sub> and Undervoltage Lockout

The RS8801 has internal Undervoltage Lockout (UVLO) protection feature on the  $V_{DD}$ -pin supply-circuit blocks. Whenever the driver is in UVLO condition (for example when  $V_{DD}$  voltage is less than  $V_{ON}$  during power up and when  $V_{DD}$  voltage is less than  $V_{OFF}$  during power down), this circuit holds all outputs LOW, regardless of the status of the inputs. The UVLO is typically 4.3V with 300mV typical hysteresis.

Because the driver draws current from the  $V_{DD}$  pin to bias all internal circuits, for the best high-speed circuit performance, two  $V_{DD}$  bypass capacitors are recommended to prevent noise problems. The use of surface mount components is highly recommended. A  $0.1\mu F$  ceramic capacitor should be located as close as possible to the  $V_{DD}$  to GND pins of the gate driver. In addition, a larger capacitor (such as  $1\mu F$ ) with relatively low ESR should be connected in parallel and close proximity, in order to help deliver the high-current peaks required by the load. The parallel combination of capacitors should present a low impedance characteristic for the expected current levels and switching frequencies in the application.






Figure 21. Power-Up (Non-Inverting Drive)

Figure 22. Power-Up (Inverting Drive)

#### 9.4 Device Functional Modes

In the normal mode the output state is dependent on states of the IN+ and IN- pins. Table 1 below lists the output states for different input pin combinations.

Table 1. Device Logic Table

IN+ PIN	IN- PIN	OUT PIN
L	L	L
L	Н	L
Н	L	Н
Н	Н	L
x <sup>(1)</sup>	Any	L
Any	x <sup>(1)</sup>	L

(1) x = Floating Condition



## 10 Power Supply Recommendations

The bias supply voltage range for which the RS8801 device is rated to operate is from 4.5V to 18V. The lower end of this range is governed by the internal UVLO protection feature on the  $V_{DD}$  pin supply circuit blocks. Whenever the driver is in UVLO condition when the  $V_{DD}$  pin voltage is below the V(ON) supply start threshold, this feature holds the output low, regardless of the status of the inputs. The upper end of this range is driven by the 22V absolute maximum voltage rating of the  $V_{DD}$  pin of the device (which is a stress rating). Keeping a 2V margin to allow for transient voltage spikes, the maximum recommended voltage for the  $V_{DD}$  pin is 18V.


### 11 Layout


The following circuit layout guidelines are strongly recommended when designing with these high-speed drivers.

- Locate the driver device as close as possible to the power device in order to minimize the length of high current traces between the output pins and the gate of the power device.
- Locate the VDD bypass capacitors between VDD and GND as close as possible to the driver with minimal
  trace length to improve the noise filtering. These capacitors support high-peak current being drawn from
  VDD during turn on of power MOSFET. The use of low inductance SMD components such as chip resistors
  and chip capacitors is highly recommended.





# **12 PACKAGE OUTLINE DIMENSIONS** SOT23-5 <sup>(3)</sup>





#### RECOMMENDED LAND PATTERN (Unit: mm)





Comple of	Dimensions I	n Millimeters	Dimensions In Inches		
Symbol	Min	Мах	Min	Max	
A <sup>(1)</sup>	1.050	1.250	0.041	0.049	
A1	0.000	0.100	0.000	0.004	
A2	1.050	1.150	0.041	0.045	
b	0.300	0.500	0.012	0.020	
С	0.100	0.200	0.004	0.008	
D (1)	2.820	3.020	0.111	0.119	
E (1)	1.500	1.700	0.059	0.067	
E1	2.650	2.950	0.104	0.116	
е	0.950(	BSC) (2)	0.037(	BSC) (2)	
e1	1.800	2.000	0.071	0.079	
L	0.300	0.600	0.012	0.024	
θ	0°	8°	0°	8°	

#### NOTE:


- 1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
- 2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
- 3. This drawing is subject to change without notice.



# 13 TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**

#### **TAPE DIMENSION**



NOTE: The picture is only for reference. Please make the object as the standard.

## **KEY PARAMETER LIST OF TAPE AND REEL**

Package Type	Reel Diameter	Reel Width(mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOT23-5	7"	9.5	3.20	3.20	1.40	4.0	4.0	2.0	8.0	Q3

#### NOTE:

- 1. All dimensions are nominal.
- 2. Plastic or metal protrusions of 0.15mm maximum per side are not included.



#### IMPORTANT NOTICE AND DISCLAIMER

Jiangsu RUNIC Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with RUNIC products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) RUNIC and the RUNIC logo are registered trademarks of RUNIC INCORPORATED. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.