



# Supply Voltage Supervisor with Watchdog and Manual Reset

### **FEATURES**

- Operating Voltage Range: 1.0V to 5.5V
- Low Power Consumption:40µA (Max)
- Precision Supply-Voltage Monitor: 2.63V, 2.93V, 3.08V, 4.00V
- Debounced TTL/CMOS Compatible Manual-Reset Input
- Guaranteed RESET Valid at V<sub>cc</sub>=1.0V
- 200ms Reset Pulse Width
- Independent Watchdog Timer (1.6sec typ)
   Timeout
- Voltage Monitor for Power-Fail or Low-Battery Warning
- Operating Temperature Range:
   -40°C to +85°C
- Available in Green Package: SOIC-8(SOP8)

### **APPLICATIONS**

- Computers
- SOC \ DSP or Micro controllers
- Embedded Systems
- Industrial Equipment
- Intelligent Instruments
- Critical µP Power Monitoring
- Wireless Communications Systems

#### DESCRIPTION

The RS706 microprocessor ( $\mu P$ ) supervisory circuits reduce the complexity and number of components required to monitor power-supply and battery function in  $\mu P$  systems. This device significantly improves system reliability and accuracy compared to separate ICs or discrete components.

The RS706 provide four functions:

- 1) A reset output during power-up, power-down, and brownout conditions. The reset output remains operational with  $V_{\rm CC}$  as low as 1.0V.
- 2) An independent watchdog output that goes low if the watchdog input has not been toggled within 1.6 seconds (typ).
- 3) A 1.2V threshold detector for power-fail warning, low-battery detection, or for monitoring a power supply.
- 4) An active-low manual-reset input.


The RS706 is available in Green SOIC-8 (SOP8) package. It operates over an ambient temperature range of -40°C to +85°C.

#### Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS706	SOIC-8(SOP8)	4.90mm x 3.90mm

 For all available packages, see the orderable addendum at the end of the data sheet.

### TYPICAL APPLICATION






Revision History

Note: Page numbers for previous revisions may different from page numbers in the current version.

Version	Change Date	Change Item
A.1	2020/12/13	Initial version completed



# **PIN CONFIGURATIONS**



# **PIN DESCRIPTION**

PIN	NAME	FUNCTION
SOIC-8(SOP8)	INAIVIE	FUNCTION
1	MR	Manual-Reset Input triggers a reset pulse when pulled below 0.8V. This active-low input has an internal pull-up resistance. It can be driven from a TTL or CMOS logic line as well as shorted to ground with a switch.
2	Vcc	Power Supply Voltage that is monitored.
3	GND	Ground, reference for all signals.
4	PFI	Power-Fail Volta Monitor Input. When PFI is less than 1.2V, $\overline{PFO}$ goes low. Connect PFI to GND or V <sub>CC</sub> if not used.
5	PFO	Power-Fail Output goes low and sinks current when PFI is less than 1.2V; Otherwise $\overline{PFO}$ stays high.
6	WDI	Watchdog Input. If WDI remains high or low 1.6sec, the internal watchdog timer runs out and WDO goes low. Floating WDI or connecting WDI to a high-impedance three-state buffer disables the watchdog feature. The internal watchdog timer clears whenever reset is asserted, WDI is three-stated, or WDI sees a rising or falling edge.
7	RESET	Active-Low Reset Output pulses low for 200ms when triggered, and stays low whenever VCC is below the reset threshold. It remains low for 200ms after $V_{CC}$ rises above the reset threshold or $\overline{MR}$ goes from low to high. A watchdog timeout will not trigger $\overline{RESET}$ unless $\overline{WDO}$ is connected to $\overline{MR}$ .
8	WDO	Watchdog Output pulls low when the internal watchdog timer finishes, its 1.6sec count and does not go high again until the watchdog is cleared. $\overline{WDO}$ also goes low during low-line conditions. Whenever $V_{CC}$ is below the reset threshold, $\overline{WDO}$ stays low; $\overline{WDO}$ does not have a minimum pulse width. As soon as $V_{CC}$ rises above the reset threshold, $\overline{WDO}$ goes high with no delay.



# **Specifications**

# Absolute Maximum Ratings (1)

over operating free-air temperature range (unless otherwise noted) (1)(2)

			MIN	MAX	UNIT
Vcc	Supply voltage range		-0.5	6.0	V
Vı	Input voltage range (2)		-0.5	6.0	V
Vo	Voltage range applied to any output in the high-imped state <sup>(2)</sup>	ance or power-off	-0.5	6.0	V
Vo	Voltage range applied to any output in the high or low	o any output in the high or low state (2)(3)		V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> <0		-20	mA
lok	Output clamp current	V <sub>0</sub> <0		-20	mA
lo	Continuous output current			±20	mA
	Continuous current through Vcc or GND			±20	mA
TJ	Junction temperature		-65	150	°C
Tstg	Storage temperature		-65	150	°C
TA	Operating temperature		-40	85	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## **ESD Ratings**

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM)	±6000	V
V <sub>(ESD)</sub>		Machine model (MM)	±300	V

### **Thermal Information:**

		RS706	
	THERMAL METRIC	8PINS	UNIT
		SOIC-8(SOP8)	
RөJA	Junction-to-ambient thermal resistance	124.7	°C/W
ReJC(top)	Junction-to-case(top) thermal resistance	66.9	°C/W
Rөjв	Junction-to-board thermal resistance	67.9	°C/W
$\Psi_{ extsf{JT}}$	Junction-to-top characterization parameter	19.2	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	67.2	°C/W
R <sub>OJC(bot)</sub>	Junction-to-case(bottom) thermal resistance	N/A	°C/W

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The value of V<sub>CC</sub> is provided in the *Recommended Operating Conditions table*.



# **PACKAGE/ORDERING INFORMATION**

PRODUCT	ORDERING NUMBER	TEMPERATURE RANGE	PACKAGE LEAD	PACKAGE MARKING (1/2)	PACKAGE OPTION
	RS706-2.63YK	-40°C ~+85°C	SOIC-8(SOP8)	RS706B	Tape and Reel,4000
D.C.706	RS706-2.93YK	-40°C ~+85°C	SOIC-8(SOP8)	RS706C	Tape and Reel,4000
RS706	RS706-3.08YK	-40°C ~+85°C	SOIC-8(SOP8)	RS706D	Tape and Reel,4000
	RS706-4.00YK	-40°C ~+85°C	SOIC-8(SOP8)	RS706E	Tape and Reel,4000

#### NOTE:

<sup>(1)</sup> There may be additional marking, which relates to the lot trace code information(data code and vendor code), the logo or the environmental category on the device.

<sup>(2)</sup> B,C,D,E, represents different Reset Thresholds.




# **ELECTRICAL CHARACTERISTICS**


 $(V_{CC} = 1.67 \text{V to } 5.5 \text{V for RS706-} 1.63; V_{CC} = 2.7 \text{V to } 5.5 \text{V for RS706-} 2.63; V_{CC} = 3 \text{V to } 5.5 \text{V for RS706-} 2.93; V_{CC} = 3.16 \text{V to } 5.5 \text{V for RS706-} 4.00; V_{CC} = 4.51 \text{V to } 5.5 \text{V for RS706-} 4.40; V_{CC} = 4.77 \text{V to } 5.5 \text{V for RS706-} 4.65; T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C}, \text{unless otherwise noted, typical at } 25 ^{\circ}\text{C.})^{(1)}$ 


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Supply Voltage	Vcc		1.0		5.5	V	
Supply Current	ISUPPLY			20	40	μA	
		RS706-2.63	2.56	2.63	2.7		
Decet Threehold	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	RS706-2.93	2.86	2.93	3.0	V	
Reset Threshold	V <sub>RT</sub>	RS706-3.08	3.0	3.08	3.16	V	
		RS706-4.00	3.9	4.0	4.1		
		RS706-2.63		12			
Reset Threshold		RS706-2.93		14			
Hysteresis		RS706-3.08		15		mV	
		RS706-4.00		20			
Reset Pulse Width	t <sub>RS</sub>		100	200	350	ms	
Vcc to RESET delay	t <sub>RD</sub>	Vcc=3.3V, RS706-2.93		30		μs	
Watchdog Timeout Period	t <sub>WD</sub>		1.0	1.6	2.9	s	
WDI Pulse Width	t <sub>WP</sub>	VIL=0.4V, VIH=VCC	16			ns	
DECEM Outsut will as	High	I <sub>SOURCE</sub> = 500uA	0.7xV <sub>CC</sub>			V	
RESET Output voltage	Low	I <sub>SINK</sub> = 1.2mA			0.4		
	High	Vcc=5.0V	4.0			v	
A/DI Innut Thurshald	Low	Vcc=5.0V			0.8		
WDI Input Threshold	High	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V	0.8xVcc				
	Low	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V			0.6		
\M/DL l		WDI = V <sub>CC</sub>		0.1 1			
WDI Input Current		WDI = 0V	-1	-0.1		μA	
<del>11100</del> O 1 11/11	High	Isource = 800uA	0.7xVcc				
WDO Output Voltage	Low	I <sub>SINK</sub> = 1.2mA			0.4	V	
MR Pull-Up Resistor				52		kΩ	
MR Pulse Width	t <sub>MR</sub>			15		ns	
	High	Vcc=5.0V	4.0				
<del></del>	Low	V <sub>CC</sub> =5.0V			0.6		
MR Input Threshold	High	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V	0.8xVcc			V	
	Low	V <sub>RST(MAX)</sub> < V <sub>CC</sub> < 3.6V			0.15xVcc		
MR to Reset Out Delay	t <sub>MD</sub>			23		ns	
PFI Input Threshold		Vcc = 5.0V	1.14	1.20	1.26	V	
PFI Input Current			-10	0.01	10	nA	
<del>DBO</del> O 1 1 "	High	Isource = 800uA	0.7xVcc			.,	
PFO Output voltage	Low	I <sub>SINK</sub> = 1.2mA			0.4	V	





# **Typical Operating Characteristics**



















# **Typical Operating Characteristics**








**RESET Output Voltage vs Source Current** 

3.0















# **Typical Operating Characteristics**












**Function Block Diagram** 



# **Detailed Description**

### **Reset Output**

A microprocessor's ( $\mu$ P's) reset input starts the  $\mu$ P in a known state. Whenever the  $\mu$ P is in an unknown state, it should be held in reset. The RS706 assert reset during power-up and prevent code execution errors during power-down or brownout conditions.

On power-up, once  $V_{CC}$  reaches 1.0V,  $\overline{RESET}$  is a guaranteed logic low of 0.4V or less. As  $V_{CC}$  rises,  $\overline{RESET}$  stays low. When  $V_{CC}$  rises above the reset threshold, an internal timer release  $\overline{RESET}$  after about 200ms.  $\overline{RESET}$  pulses low whenever  $V_{CC}$  dips below the reset threshold. If brownout occurs in the middle of a previously initiated reset pulse, the pulse continues for at least another 100ms. On power-down, once  $V_{CC}$  falls below the reset threshold,  $\overline{RESET}$  stays low and is guaranteed to be 0.4V or less until  $V_{CC}$  drops below 1.0V.

### Watchdog Timer

The RS706 watchdog circuit monitors the  $\mu P$ 's activity. If the  $\mu P$  does not toggle the watchdog input (WDI) within 1.6 sec (Minimum is 1.0 sec) and WDI is not three stated,  $\overline{WDO}$  goes low. As long as  $\overline{RESET}$  is asserted or the WDI input is three stated, the watchdog timer stays cleared and will not count. As soon as reset is released and WDI is driven high or low, the timer starts counting. Pulses as short as 50ns can be detected.

Typically,  $\overline{WDO}$  is not connected to the non-maskable interrupt input (NMI) of a  $\mu P$ . When  $V_{CC}$  drops below the reset threshold,  $\overline{WDO}$  goes low whether or not the watchdog timer has timed out yet. Normally this would trigger an NMI interrupt, but  $\overline{RESET}$  goes low simultaneously, and thus overrides the NMI interrupt.

If WDI is left unconnected,  $\overline{\text{WDO}}$  can be used as a low-line output. Since floating WDI disable the internal timer,  $\overline{\text{WDO}}$  goes low only when  $V_{CC}$  falls below the reset threshold, thus functioning as a low-line output.



#### **Manual Reset**

The manual-reset input  $(\overline{MR})$  allows reset to be triggered by a push-button switch.  $\overline{MR}$  is TTL/CMOS logic compatible, so it can be driven by an external logic line.  $\overline{MR}$  can be used to force a watchdog timeout to generate a reset pulse in the RS706. Simply connect  $\overline{WDO}$  to  $\overline{MR}$ .

### **Power-Fail Comparator**

The power-fail comparator can be used for various purposes because its output and non-inverting input are not internally connected. The inverting input is internally connected to a 1.2V reference.

To build an early-warning circuit for power failure, connect the PFI pin to a voltage divider. Choose the voltage divider ratio so that the voltage at PFI falls below 1.2V just before the 5V regulator drops out. Use  $\overline{PFO}$  to interrupt the  $\mu P$  so it can prepare for an orderly power-down.

# **Applications Information**

### Ensuring a Valid RESET Output Down to Vcc=0V

When  $V_{CC}$  falls down below 1V, the RS706  $\overline{RESET}$  output no longer sinks current, it becomes an open circuit. High-impedance CMOS logic inputs can drift to undetermined voltages if left un-driven. If a pull-down resistor is added to the  $\overline{RESET}$  pin, as shown in Figure 1, any stray charge or leakage currents will be drained to ground, holding  $\overline{RESET}$  low. Resistor value (R1) is not critical. It should be about  $100K\Omega$ , large enough not to load  $\overline{RESET}$  and small enough to pull  $\overline{RESET}$  to ground.




Figure 1. RESET Valid to Ground Circuit

### Monitoring Voltages Other Than the Unregulated DC Input

Monitor voltages other than the unregulated DC by connecting a voltage-divider to PFI and adjusting the ratio appropriately. If required, add hysteresis by connecting a resistor (with a value approximately 10 times the sum of the two resistors in the potential divider network) between PFI and  $\overline{PFO}$ . A capacitor between PFI and GND reduces the power - fail circuit's sensitivity to high-frequency noise on the line being monitored.  $\overline{RESET}$  can be asserted on other voltages in addition to the 5V V<sub>CC</sub> line. Connect  $\overline{PFO}$  to  $\overline{MR}$  to initiate a  $\overline{RESET}$  pulse when PFI drops below 1.2V. Figure 2 shows the RS706 configured to assert  $\overline{RESET}$  when the 5V supply falls below the reset threshold, or when the 12V supply falls below approximately 11V.




Figure 2. Monitoring Both 5V and 12V



# Interfacing to µPs with Bidirectional Reset Pins

 $\mu$ Ps with bidirectional reset pins, can contend with the RS706  $\overline{RESET}$  output. If, for example, the  $\overline{RESET}$  output is driven high and the  $\mu$ P wants to pull it low, indeterminate logic levels may result. To correct this, connect a 4.7KΩ resistor between the  $\overline{RESET}$  output and the  $\mu$ P reset I/O, as in Figure 3. Buffer the  $\overline{RESET}$  output to other system components.






Figure 3. Buffered RESET to other system components





# PACKAGE OUTLINE DIMENSIONS SOIC-8(SOP8)





RECOMMENDED LAND PATTERN (Unit: mm)






Symbol	Dimensions I	n Millimeters	Dimensions In Inches			
Symbol	Min	Max	Min	Max		
А	1.350	1.750	0.053	0.069		
A1	0.100	0.250	0.004	0.010		
A2	1.350	1.550	0.053	0.061		
b	0.330	0.510	0.013	0.020		
С	0.170	0.250	0.007	0.010		
D	4.800	5.000	0.189	0.197		
е	1.270	1.270(BSC)		(BSC)		
E	5.800	6.200	0.228	0.244		
E1	3.800	4.000	0.150	0.157		
L	0.400	1.270	0.016	0.050		
θ	0°	8°	0°	8°		



# TAPE AND REEL INFORMATION

### **REEL DIMENSIONS**

# **TAPE DIMENSION**



NOTE: The picture is only for reference. Please make the object as the standard.

### **KEY PARAMETER LIST OF TAPE AND REEL**

Package Type	Reel Diameter	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOIC-8 (SOP8)	13"	12.4	6.4	5.4	2.1	4.0	8.0	2.0	12.0	Q1